View 82801E_1033328.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

intel ? 82801E communications i/o controller hub (c-ich) for applied computing advance information datasheet product features n supports intel processors, the 82815e gmch and the 82810e gmch n 8-bit hub interface 266 mbyte/s maximum throughput n two integrated lan controllers n usb includes one uhci host controller with a total of two ports usb 1.1 compliant n pci bus interface supports pci rev 2.2 specification at 33 mhz 133 mbyte/s maximum throughput n low-pincount (lpc) interface n firmware hub (fwh) interface supports 8-mbyte memory size n integrated ide controller supports ultra100 dma, ultra66 and ultra33 dma mode transfers n interrupt controller two cascaded 82c59 interrupt controllers integrated i/o (x) apic supporting 24 interrupts 15 interrupts supported in 8259 mode n two cascaded 8237 dma controllers n integrated 82c54-compatible timers n real-time clock with 256-byte battery- backed cmos ram n system management bus (smbus) compatible with most two-wire components that are also i 2 c compatible slave interface allows external microcontroller to access system resources n gpio exact number varies by configuration. maximum: 12 inputs, eight outputs, four i/o n integrated 16550 compatible uarts two uarts serial interrupts n supports irq1/irq12 emulation to avoid external keyboard controller n 1.8 v operation with 3.3 v i/o. 5 v tolerance on many buffers, including pci and ide n package: 421 bga order number: 273598-003 january 2002 notice: this document contains information on products in the sampling and initial production phases of development. the specifications are subject to change without notice. verify with your local intel sales office that you have the latest datasheet before finalizing a design.
2 advance information datasheet information in this document is provided in connection with intel ? products. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. except as provided in intel's terms and conditions of sale for such products, inte l assumes no liability whatsoever, and intel disclaims any express or implied warranty, relating to sale and/or use of intel products including liabil ity or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property righ t. intel products are not intended for use in medical, life saving, or life sustaining applications. intel may make changes to specifications and product descriptions at any time, without notice. designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined. int el reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. the intel ? 82801E communications i/o controller hub may contain design defects or errors known as errata which may cause the product to d eviate from published specifications. current characterized errata are available on request. contact your local intel sales office or your distributor to obtain the latest specifications and before placing your product o rder. copies of documents which have an ordering number and are referenced in this document, or other intel literature may be obtaine d by calling 1-800-548-4725 or by visiting intel's website at http://www.intel.com. copyright ? intel corporation, 2002 alertview, i960, anypoint, appchoice, boardwatch, bunnypeople, cableport, celeron, chips, commerce cart, ct connect, ct media, dialogic, dm3, etherexpress, etox, flashfile, gatherround, i386, i486, icat, icomp, insight960, instantip, intel, intel logo, intel386, i ntel486, intel740, inteldx2, inteldx4, intelsx2, intel chatpad, intel create&share, intel dot.station, intel gigablade, intel inbusiness, intel in side, intel inside logo, intel netburst, intel netstructure, intel play, intel play logo, intel pocket concert, intel singledriver, intel speedstep, intel str ataflash, intel teamstation, intel weboutfitter, intel xeon, intel xscale, itanium, jobanalyst, landesk, lanrover, mcs, mmx, mmx logo, netport, netportexpre ss, optimizer logo, overdrive, paragon, pc dads, pc parents, pentium, pentium ii xeon, pentium iii xeon, performance at your command, proshar e, remoteexpress, screamline, shiva, smartdie, solutions960, sound mark, storageexpress, the computer inside, the journey inside, this way in, tokenexpress, trillium, vivonic, and vtune are trademarks or registered trademarks of intel corporation or its subsidiaries in the united states and other countries. *other names and brands may be claimed as the property of others.
advance information datasheet 3 contents contents 1.0 introduction ............................................................................................................................... .....7 1.1 overview.................................................................................................................... ...........9 1.2 about this document ......................................................................................................... .10 2.0 package information ...................................................................................................................11 2.1 ball location ............................................................................................................... ........11 2.2 mechanical specifications ..................................................................................................2 3 3.0 signal descriptions .....................................................................................................................25 3.1 alphabetical signal reference............................................................................................25 3.2 signals grouped by type................................................................................................... 36 3.2.1 hub interface to host controller ............................................................................36 3.2.2 link to lan connect .............................................................................................. 36 3.2.3 eeprom interface ................................................................................................36 3.2.4 firmware hub interface .........................................................................................37 3.2.5 pci interface..........................................................................................................37 3.2.6 ide interface..........................................................................................................40 3.2.7 lpc interface .........................................................................................................41 3.2.8 interrupt interface ..................................................................................................41 3.2.9 usb interface ........................................................................................................42 3.2.10 power signals ........................................................................................................42 3.2.11 processor interface................................................................................................43 3.2.12 smbus interface ....................................................................................................44 3.2.13 system management interface ..............................................................................44 3.2.14 real time clock interface .....................................................................................44 3.2.15 other clocks ..........................................................................................................45 3.2.16 universal asynchronous receive and transmit (uart 0,1) .................................45 3.2.17 siu lpc interface ..................................................................................................46 3.2.18 miscellaneous signals ........................................................................................... 47 3.2.19 general purpose i/o ..............................................................................................47 3.2.20 power and ground.................................................................................................48 3.3 pin straps .................................................................................................................. .........49 3.3.1 functional straps...................................................................................................49 3.3.2 test signals ...........................................................................................................49 3.3.2.1 test mode selection ..............................................................................49 3.3.2.2 test straps.............................................................................................50 3.3.3 external rtc circuitry ...........................................................................................50 3.3.4 v5ref/vcc3_3 sequencing requirements ...........................................................51 3.4 power planes and pin states .............................................................................................51 3.4.1 power planes.........................................................................................................51 3.4.2 integrated pull-ups and pull-downs ...................................................................... 52 3.4.3 ide integrated series termination resistors.........................................................52 3.4.4 output and i/o signals planes and states ............................................................ 53 3.4.5 power planes for input signals..............................................................................55 4.0 electrical characteristics ............................................................................................................57 4.1 absolute maximum ratings ................................................................................................57
contents 4 advance information datasheet 4.2 functional operating range............................................................................................... 57 4.3 dc characteristics.......................................................................................................... .... 58 4.4 ac characteristics.......................................................................................................... .... 62 4.5 timing diagrams............................................................................................................. ....70 5.0 testability ............................................................................................................................... ...... 77 5.1 test mode description....................................................................................................... .77 5.2 tri-state mode.............................................................................................................. ....... 78 5.3 xor chain mode.............................................................................................................. .. 78 5.3.1 xor chain testability algorithm example ............................................................ 84 5.3.1.1 test pattern consideration for xor chain 4......................................... 84 figures 1 system configuration .......................................................................................................... ......... 7 2intel ? 82801E c-ich simplified block diagram ........................................................................... 8 3 ball diagram (top view)....................................................................................................... ...... 11 4intel ? 82801E c-ich package (top view) ................................................................................. 23 5intel ? 82801E c-ich package (side view) ................................................................................ 24 6intel ? 82801E c-ich package (bottom view)............................................................................ 24 7 required external rtc circuit ................................................................................................. .. 50 8 example v5ref sequencing circuit .......................................................................................... 51 9 clock timing .................................................................................................................. .............70 10 valid delay from rising clock edge.......................................................................................... 7 0 11 setup and hold times......................................................................................................... ....... 71 12 float delay .................................................................................................................. ............... 71 13 pulse width .................................................................................................................. .............. 71 14 output enable delay .......................................................................................................... ........ 71 15 ide pio mode ................................................................................................................. ........... 72 16 ide multiword dma ............................................................................................................ ........ 72 17 ultra ata mode (drive initiating a burst read) .......................................................................... 73 18 ultra ata mode (sustained burst) ............................................................................................. 73 19 ultra ata mode (pausing a dma burst) .................................................................................... 74 20 ultra ata mode (terminating a dma burst) .............................................................................. 74 21 usb rise and fall times ...................................................................................................... ..... 74 22 usb jitter ................................................................................................................... ................ 75 23 usb eop width ................................................................................................................ ......... 75 24 smbus transaction ............................................................................................................ ........ 75 25 smbus time-out............................................................................................................... .......... 75 26 power sequencing and reset signal timings ........................................................................... 76 27 1.8 v/3.3 v power sequencing................................................................................................. .. 76 28 c0 to c2 to c0 timings ....................................................................................................... ....... 76 29 test mode entry (xor chain example)..................................................................................... 77 30 example xor chain circuitry .................................................................................................. .. 78
advance information datasheet 5 contents tables 1 pci devices and functions ..................................................................................................... .....9 2 related documents ............................................................................................................. .......10 3 industry specifications....................................................................................................... .........10 4 ball list by number ........................................................................................................... .........12 5 ball list by signal name ...................................................................................................... ......17 6 82801E c-ich signal description ..............................................................................................2 5 7 hub interface signals ......................................................................................................... ........36 8 lan interface................................................................................................................. .............36 9 eeprom interface .............................................................................................................. .......36 10 firmware hub interface signals ............................................................................................... ..37 11 pci interface signals ........................................................................................................ ..........37 12 ide interface signals ........................................................................................................ ..........40 13 lpc interface signals ........................................................................................................ .........41 14 interrupt signals............................................................................................................ ..............41 15 usb interface signals........................................................................................................ .........42 16 power signals................................................................................................................ .............42 17 processor interface signals .................................................................................................. ......43 18 smbus interface signals ...................................................................................................... ......44 19 system management interface signals ...................................................................................... 44 20 real time clock interface .................................................................................................... ......44 21 other clocks ................................................................................................................. ..............45 22 universal asynchronous receive and transmit (uart 0, 1) ....................................................45 23 siu interface................................................................................................................ ...............46 24 miscellaneous signals ........................................................................................................ ........47 25 general purpose i/o signals .................................................................................................. ....47 26 power and ground signals..................................................................................................... ....48 27 functional strap definitions ................................................................................................. .......49 28 test mode selection .......................................................................................................... .........49 29 82801E c-ich power planes .................................................................................................... .51 30 integrated pull-up and pull-down resistors ..............................................................................52 31 ide series termination resistors............................................................................................. ..52 32 power plane and states for output and i/o signals................................................................... 53 33 power plane for input signals ................................................................................................ ....56 34 absolute maximum ratings ..................................................................................................... ...57 35 functional operating range................................................................................................... ....57 36 82801E c-ich power consumption measurements ..................................................................58 37 dc characteristic input signal association ................................................................................ 58 38 dc input characteristics..................................................................................................... ........59 39 dc characteristic output signal association ............................................................................. 59 40 dc output characteristics .................................................................................................... ......60 41 other dc characteristics..................................................................................................... .......61 42 clock timings ................................................................................................................ .............62 43 clock timings - uart_clk ..................................................................................................... ..63 44 pci interface timing ......................................................................................................... ..........63 45 ide pio & multiword dma mode timing ....................................................................................64 46 ultra ata timing (mode 0, mode 1, mode 2) .............................................................................65 47 ultra ata timing (mode 3, mode 4, mode 5) .............................................................................66 48 universal serial bus timing.................................................................................................. ......67 49 ioapic bus timing............................................................................................................ .........68
contents 6 advance information datasheet 50 smbus timing ................................................................................................................. ........... 68 51 siu lpc and serial irq timings ............................................................................................... 68 52 uart timings ................................................................................................................. ........... 69 53 lpc timing................................................................................................................... .............. 69 54 miscellaneous timings ........................................................................................................ ....... 69 55 power sequencing and reset signal timings ........................................................................... 70 56 test mode selection .......................................................................................................... ......... 77 57 xor chain #1 ................................................................................................................. ........... 79 58 xor chain #2; chain 2-1 and chain 2-2 ................................................................................... 80 59 xor chain #3; chain 3-1 and chain 3-2 ................................................................................... 81 60 xor chain #4; chain 4-1 and chain 4-2 ................................................................................... 82 61 signals not in xor chain ..................................................................................................... ..... 83 62 xor test pattern example ..................................................................................................... ... 84 revision history date revision description january 2001 003 corrected xor chain 2. added note to cpuslp# signal description. december 2001 002 corrected pinouts and pin list. december 2001 001 first release of this datasheet.
intel ? 82801E c-ich advance information datasheet 7 1.0 introduction the intel ? 82801E communications i/o controller hub (82801E c-ich) is a highly integrated multifunctional communications i/o controller hub that provides the interface to the pci bus and integrates many of the functions needed in todays communications applications. this document provides a detailed description of the 82801E c-ich thermal, electrical and mechanical specifications, including signals, pinout, packaging, electrical characteristics, and testability. figure 1 illustrates the typical system configuration using the 82801E c-ich. figure 2 is a simplified block diagram of the functional units of the 82801E c-ich. figure 1. system configuration main memory processor sys_blk_cich.vsd pci bus up to four pci slots host controller communications i/o controller hub (c-ich) fwh two usb ports gpio lpc i/f graphics controller smbus device(s) smbus ata/100/66/33 4 ide drives hub interface two lan controllers two uarts
intel ? 82801E c-ich 8 advance information datasheet figure 2. intel ? 82801E c-ich simplified block diagram intruder# smlink[1:0] hl[11:0] hl_stb hl_stb# hlcomp pwrok rsmrst# rsm_pwrok vrmpwrgd ad[31:0] c/be[3:0]# devsel# frame# irdy# trdy# stop# par perr# req[3:0]# req[5]#/req[b]# /gpio[1] req[a]#/ gpio[0] gnt[3:0]# gnt[5]#/gnt[b]# /gpio[17] gnt[a]#/ gpio[16] pciclk pcirst# plock# serr# interrupt a20m# cpuslp# ferr# ignne# init# intr nmi smi# stpclk# rcin# a20gate cpupwrgd processor interface pci interface usb serirq pirq[a:f]# pirq[g:h]/ gpio[5:4] irq[15:14] apicclk apicd[1:0] usbp1p usbp1n usbp0p usbp0n oc[1:0]# rtcx1 rtcx2 clk14 clk48 clk66 rtc clocks miscellaneous signals spkr rtcrst# tp[3:0] pdcs1# sdcs1# pdcs3# sdcs3# pda[2:0] sda[2:0] pdd[15:0] sdd[15:0] pddreq sddreq pddack# sddack# pdior# sdior# pdiow# sdiow# piordy siordy ide interface hub interface lpc interface smbus interface power signals firmware hub system manage- ment general purpose i/o fwh[3:0] /lad[3:0] fwh[4] /lframe# lad[3:0] /fwh[3:0] lframe# /fwh[4] ldrq[1:0]# smbdata smbclk smbalert# /gpio[11] gpio[13:11,8:4,1:0] gpio[23:16] gpio[28:27,25:24] lan1_clk lan1_rxd[2:0] lan1_txd[2:0] lan1_rstsync lan1 eeprom1 ee1_shclk ee1_din ee1_dout ee1_cs lan0_clk lan0_rxd[2:0] lan0_txd[2:0] lan0_rstsync lan0 serial i/o unit siu_lclk siu0_rxd siu0_txd siu0_cts# siu0_dsr# siu0_dcd# siu0_ri# siu0_dtr# siu0_rts# siu_reset# siu_lad[3:0] ee0_shclk ee0_din ee0_dout ee0_cs eeprom0 uart_clk siu1_rxd siu1_txd siu1_cts# siu1_dsr# siu1_dcd# siu1_ri# siu1_dtr# siu1_rts# siu_lframe# siu_ldrq# siu_serirq blk_cich.vsd thrm# ri# susclk
intel ? 82801E c-ich advance information datasheet 9 1.1 overview the 82801E c-ich provides extensive i/o support. functions and capabilities include: ? pci rev 2.2 compliant with support for 33 mhz pci operations ? pci slots support up to four req/gnt pairs ? enhanced dma controller, interrupt controller, and timer functions ? integrated ide controller supports ultra ata100/66/33 ? usb host interface with support for two usb ports; one host controller ? two integrated lan controllers ? system management bus (smbus) with additional support for i 2 c devices ? low pin count (lpc) interface ? firmware hub (fwh) interface support ? serial i/o unit containing two uarts the 82801E c-ich incorporates a variety of pci functions that are divided into two logical devices (30 and 31) on pci bus 0 and one device on bus 1. device 30 is the hub interface-to-pci bridge. device 31 contains all the other pci functions, except the lan controller as shown in table 1. the lan controllers are located on bus 1. table 1. pci devices and functions bus:device:function function description bus 0:device 30:function 0 hub interface to pci bridge bus 0:device 31:function 0 pci to lpc bridge (includes: dma, timers, compatible interrupt controller, apic, rtc, siu, processor interface control, power management control, system management control, and gpio control) bus 0:device 31:function 1 ide controller bus 0:device 31:function 2 usb controller bus 0:device 31:function 3 smbus controller bus 1:device 8:function 0 lan0 controller bus 1:device 9:function 0 lan1 controller
intel ? 82801E c-ich 10 advance information datasheet 1.2 about this document this document is intended for original equipment manufacturers (oems) and bios vendors creating 82801E c-ich-based products. this document contains electrical thermal and mechanical specifications for the 82801E c-ich, including complete signal descriptions, pin maps, and testability information. for additional information, refer to the documents listed in table 2. this document assumes a working knowledge of the vocabulary and principles of usb, ide, smbus, pci, lan, lpc, and serial i/o. details of these features are described in the intel ? 82801E communications i/o controller hub (c-ich) developers manual (order number 273599) and in the industry specifications listed in table 3. table 2. related documents document order number intel ? 82801E communications i/o controller hub (c-ich) developers manual 273599 intel ? 82801E communications i/o controller hub (c-ich) specification update 273645 intel ? 82801E communications i/o controller hub (c-ich) platform design guide 273671 intel ? 810e chipset: 82810e graphics and memory controller hub (gmch) datasheet 290676 82802ab/82802ac firmware hub (fwh) datasheet 290658 table 3. industry specifications specification location lpc http://developer.intel.com/design/chipsets/industry/lpc.htm wfm http://developer.intel.com/ial/wfm/usesite.htm smbus http://www.sbs-forum.org/specs/ pci http://pcisig.com/ usb http://www.usb.org
intel ? 82801E c-ich advance information datasheet 11 2.0 package information 2.1 ball location this section describes the 82801E c-ich ball assignment. figure 3 provides a 421-ball location diagram. the diagram also indicates general signal groupings. table 4 lists the 82801E c-ich signal assignments by ball number. table 5 lists the assignments alphabetically by signal name. figure 3. ball diagram (top view) a8684-02 ide smlink power management siu lpc pci lan pci smbus usb hub interface processor ide a c b e d g f j h l k n m r p u t w v aa y ac ab a c b e d g f j h l k n m r p u t w v aa y ac ab 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 pirq[a]# vss nc[4] gnt[3]# vss ad[28] vss siu0_ ri# uart_ clk vss siu_ lad[1] lan1_ txd[1] vss siu1_ dsr# siu1_ rts# siu_ serirq tp[0] vss thrm# gpio[21] vss gnt[0]# pirq[h]#/ gpio[5] req[0]# nc[5] ad[26] ad[22] frame# ad[16] lan1_ rxd[2] lan1_ clk siu0_ dtr# vcc3_3 siu_ lframe# vcc1_8 siu0_ dcd# siu1_ rxd siu1_ dtr# vcc1_8 lad[0]/ fwh[0] lad[3]/ fwh[3] ldrq[0]# gnt[a]#/ gpio[16] gnt[b]#/ gnt[5]#/ gpio[17] vcc1_8 pirq[d]# ad[30] vss vss par ad[13] ad[20] ee0_ shclk lan1_ rxd[0] vss siu1_ txd siu_ ldrq# lan1_ rstsync lan1_ txd[0] vcc3_3 siu1_ dcd# siu_ lad[2] vss lframe#/ fwh[4] ldrq[1]# req[b]#/ req[5]#/ gpio[1] req[a]#/ gpio[0] pirq[e]# pirq[c]# ad[18] ad[24] stop# ad[15] vss ad[4] lan0_ rstsync ee1_ dout siu0_ txd siu0_ cts# siu1_ ri# vss lan1_ txd[2] siu0_ dsr# siu1_ cts# siu_ lad[0] lad[1]/ fwh[1] siu_ reset# v5ref gnt[1]# vss pirq[b]# req[1]# vss vcc3_3 trdy# ad[9] ad[0] vcc1_8 lan0_ txd[2] ee0_ din vss siu0_ rxd vss lan0_ rxd[2] ee1_ shclk vcc3_3 siu0_ rts# siu_ lad[3] lad[2]/ fwh[2] siu_ lclk pirq[g]#/ gpio[4] pirq[f]# req[2]# gnt[2]# vss v5ref vcc3_3 nc[6] vcc3_3 nc[10] usbp1n ignne# v_cpu_io sddack# vcc3_3 vcc3_3 cpupwrgd siordy vcc3_3 vcc3_3 vcc3_3 vcc3_3 vcc3_3 vcc3_3 vcc3_3 vss vss oc[1]# nc[7] usbp1p nc[9] rcin# vrmpwrgd sdiow# sdd[14] pda[1] v_cpu_io sda[2] sdior# sdd[5] pdd[1] clk14 pdd[5] pdcs1# vcc3_3 pwrok vccrtc nc[1] smlink[0] vss reserved2 v5ref vss nc[8] a20gate sdcs3# sdd[0] sdd[10] sdd[6] gpio[18] sdd[15] sdd[12] pda[0] pdd[12] pdd[6] pdd[10] pdiow# apicd[1] nc[2] rsmrst# rtcx1 tp[1] rtcrst# smlink[1] vss oc0# vss gpio[19] sda[1] sdd[3] sdd[8] pddack# vss vss sdd[4] vss pdd[3] pdd[7] vss pdd[0] serirq ferr# vccrtc rtcx2 intruder# vbias gpio[24] vcc3_3 v5ref tp[3] sda[0] vcc3_3 sdd[11] pdior# pdd[15] irq[15] sdd[13] sdd[9] irq[14] pdd[13] pdd[8] pdd[4] pdd[14] spkr apicd[0] clk48 vss vss vss vss vss vss tp[2] vss sdd[1] pdcs3# piordy pddreq sddreq sdd[2] sdd[7] pda[2] vss pdd[9] pdd[11] pdd[2] v5ref apicclk vss nc[3] vcc3_3 c/be[2]# vss vss vcc1_8 plock# vcc3_3 vcc3_3 irdy# ad[17] ad[19] ad[23] vss vss hlcomp hl[11] hubref vcc1_8 vcc1_8 vcc1_8 vcc1_8 vss vss vss vcc1_8 ad[21] c/be[3]# vss ad[27] ad[25] hl[2] hl[1] hl[0] vss vss vcc1_8 vss vss vss vss vcc1_8 gpio[28] gpio[27] vss gpio[7] hl_stb# hl[10] hl[4] vss vss vss vss vss vss vss vss reserved1 gpio[13] gpio[8] gpio[12] vss vss hl[7] hl[8] hl[5] vcc1_8 vcc1_8 vss vcc1_8 vcc3_3 vcc1_8 ri# smbdata vcc3_3 pcirst# gpio[25] hl[6] vss cpuslp# vss vss vcc3_3 vcc1_8 usbp0n nc[12] rsm_pwrok vss smbclk a20m# smi# gpio[20] stpclk# gpio[23] vcc3_3 vcc3_3 vss usbp0p susclk smbalert#/ gpio[11] nc[11] intr init# sdcs1# nmi gpio[22] vss pciclk req[3]# gpio[6] ad[29] ad[31] vss vss hl[9] hl_stb hl[3] vcc1_8 vss vss vcc1_8 ad[11] vcc3_3 c/be[0]# ad[6] ad[7] ad[10] vcc1_8 vcc1_8 ee1_cs vcc3_3 vcc3_3 lan0_clk ee0_cs vcc3_3 ad[2] vcc3_3 ad[3] vss serr# ad[12] lan0_ rxd[1] lan0_ txd[1] ee1_ din vss ee0_ dout vcc3_3 ad[5] vcc3_3 ad[1] ad[8] c/be[1]# ad[14] vss lan0_ txd[0] lan1_ rxd[1] vcc1_8 lan0_ rxd[0] vcc3_3 vss perr# devsel# vss clk66 (hlclk) vss vss vss vcc3_3 vcc1_8 vcc1_8 vcc1_8 vcc1_8 vcc3_3
intel ? 82801E c-ich 12 advance information datasheet table 4. ball list by number ball number signal name a1 vss a2 ad[28] a3 gnt[3]# a4 nc[4] a5 pirq[a]# a6 vss a7 pirq[h]#/gpio[5] a8 gnt[0]# a9 vss a10 gpio[21] a11 thrm# a12 tp[0] a13 vss a14 siu_serirq a15 siu_lad[1] a16 siu1_rts# a17 vss a18 siu1_dsr# a19 uart_clk a20 vss a21 siu0_ri# a22 lan1_txd[1] a23 vss b1 frame# b2 ad[16] b3 ad[22] b4 ad[26] b5 req[0]# b6 nc[5] b7 pirq[d]# b8 vcc1_8 b9 gnt[b]#/gnt[5]#/gpio[17] b10 gnt[a]#/gpio[16] b11 ldrq[0]# b12 lad[0]/fwh[0] b13 lad[3]/fwh[3] b14 vcc1_8 b15 siu_lframe# b16 siu1_dtr# b17 vcc3_3 b18 siu1_rxd b19 siu0_dtr# b20 siu0_dcd# b21 lan1_clk b22 vcc1_8 b23 lan1_rxd[2] c1 ad[13] c2 ad[20] c3 par c4 vss c5 ad[30] c6 vss c7 pirq[c]# c8 pirq[e]# c9 req[a]#/gpio[0] c10 req[b]#/req[5]#/gpio[1] c11 ldrq[1]# c12 vss c13 lframe#/fwh[4] c14 siu_lad[2] c15 siu_ldrq# c16 siu1_dcd# c17 siu1_txd c18 vcc3_3 c19 vss c20 lan1_txd[0] c21 lan1_rxd[0] c22 lan1_rstsync c23 ee0_shclk d1 vss d2 ad[4] d3 ad[15] d4 stop# d5 ad[18] d6 ad[24] d7 req[1]# d8 pirq[b]# d9 vss d10 gnt[1]# d11 v5ref d12 lad[1]/fwh[1] d13 siu_reset# d14 siu_lad[0] d15 siu1_ri# d16 siu1_cts# d17 siu0_cts# d18 siu0_dsr# table 4. ball list by number ball number signal name
intel ? 82801E c-ich advance information datasheet 13 d19 siu0_txd d20 lan1_txd[2] d21 ee1_dout d22 vss d23 lan0_rstsync e1 ad[0] e2 vcc1_8 e3 ad[9] e4 trdy# e5 vss e6 vcc3_3 e7 vss e8 gnt[2]# e9 req[2]# e10 pirq[f]# e11 pirq[g]#/gpio[4] e12 lad[2]/fwh[2] e13 siu_lclk e14 siu_lad[3] e15 vss e16 siu0_rts# e17 siu0_rxd e18 vcc3_3 e19 vss e20 ee1_shclk e21 ee0_din e22 lan0_rxd[2] e23 lan0_txd[2] f1 ad[7] f2 ad[10] f3 ad[6] f4 c/be[0]# f5 ad[11] f6 vcc3_3 f7 vcc3_3 f8 vcc1_8 f9 vcc1_8 f10 vcc1_8 f14 vcc1_8 f15 vcc3_3 f16 vcc3_3 f17 vcc3_3 f18 vcc3_3 f19 ee1_cs table 4. ball list by number ball number signal name f20 ee0_cs f21 vcc1_8 f22 lan0_clk f23 vcc1_8 g1 serr# g2 ad[12] g3 vss g4 ad[3] g5 ad[2] g6 vcc3_3 g18 vcc3_3 g19 ee1_din g20 ee0_dout g21 lan0_txd[1] g22 vss g23 lan0_rxd[1] h1 c/be[1]# h2 ad[14] h3 ad[8] h4 ad[1] h5 ad[5] h6 vcc3_3 h18 vcc3_3 h19 lan1_rxd[1] h20 lan0_rxd[0] h21 lan0_txd[0] h22 vcc1_8 h23 vss j1 vss j2 c/be[2]# j3 devsel# j4 perr# j5 vss j6 vcc3_3 j18 vcc1_8 j19 vss j20 vss j21 vss j22 vss j23 clk66 (hlclk) k1 ad[23] k2 ad[19] k3 ad[17] k4 irdy# table 4. ball list by number ball number signal name
intel ? 82801E c-ich 14 advance information datasheet k5 plock# k6 vcc3_3 k10 vcc1_8 k11 vss k12 vcc1_8 k13 vss k14 vcc1_8 k18 vcc1_8 k19 hlcomp k20 hubref k21 vss k22 hl[11] k23 vss l1 ad[27] l2 ad[25] l3 vss l4 c/be[3]# l5 ad[21] l10 vss l11 vss l12 vss l13 vss l14 vcc1_8 l19 hl[0] l20 vss l21 hl[1] l22 vss l23 hl[2] m1 ad[29] m2 ad[31] m3 gpio[6] m4 req[3]# m5 pciclk m10 vcc1_8 m11 vss m12 vss m13 vss m14 vcc1_8 m19 hl[9] m20 hl[3] m21 vss m22 hl_stb m23 vss n1 vss table 4. ball list by number ball number signal name n2 gpio[7] n3 gpio[27] n4 gpio[28] n5 vcc1_8 n10 vss n11 vss n12 vss n13 vss n14 vss n19 hl[4] n20 vss n21 hl[10] n22 vss n23 hl_stb# p1 gpio[8] p2 gpio[12] p3 gpio[13] p4 reserved1 p5 vss p6 vcc3_3 p10 vcc1_8 p11 vss p12 vcc1_8 p13 vss p14 vcc1_8 p18 vcc1_8 p19 hl[7] p20 hl[5] p21 vss p22 hl[8] p23 vss r1 pcirst# r2 gpio[25] r3 vcc3_3 r4 smbdata r5 ri# r6 vcc3_3 r18 vcc1_8 r19 cpuslp# r20 vss r21 vss r22 vss r23 hl[6] t1 vss table 4. ball list by number ball number signal name
intel ? 82801E c-ich advance information datasheet 15 t2 smbclk t3 rsm_pwrok t4 nc[12] t5 usbp0n t6 vcc3_3 t18 vcc1_8 t19 gpio[20] t20 gpio[23] t21 smi# t22 stpclk# t23 a20m# u1 smbalert#/gpio[11] u2 nc[11] u3 susclk u4 usbp0p u5 vss u6 vcc3_3 u18 vcc3_3 u19 sdcs1# u20 gpio[22] u21 init# u22 nmi u23 intr v1 nc[10] v2 usbp1n v3 vcc3_3 v4 nc[6] v5 v5ref v6 vcc3_3 v7 vcc3_3 v8 vcc3_3 v9 vcc3_3 v10 vcc3_3 v14 vcc3_3 v15 vcc3_3 v16 vcc3_3 v17 vcc3_3 v18 vcc3_3 v19 sddack# v20 siordy (/sdrstb/ swdmardy#) v21 v_cpu_io v22 cpupwrgd v23 ignne# table 4. ball list by number ball number signal name w1 usbp1p w2 nc[9] w3 nc[7] w4 oc[1]# w5 vss w6 vss w7 nc[1] w8 vccrtc w9 pwrok w10 vcc3_3 w11 clk14 w12 pdd[5] w13 pdd[1] w14 pdcs1# w15 pda[1] w16 sdd[5] w17 sdd[14] w18 sdior# (/sdwstb/ srdmardy#) w19 sdiow# (/sdstop) w20 sda[2] w21 vrmpwrgd w22 v_cpu_io w23 rcin# y1 vss y2 nc[8] y3 v5ref y4 reserved2 y5 smlink[0] y6 vss y7 rtcx1 y8 rsmrst# y9 nc[2] y10 apicd[1] y11 pdd[6] y12 pdd[10] y13 pdd[12] y14 pdiow# (/pdstop) y15 sdd[6] y16 pda[0] y17 sdd[10] y18 sdd[12] y19 sdd[0] y20 sdd[15] table 4. ball list by number ball number signal name
intel ? 82801E c-ich 16 advance information datasheet y21 sdcs3# y22 gpio[18] y23 a20gate aa1 oc[0]# aa2 vss aa3 vss aa4 smlink[1] aa5 tp[1] aa6 rtcrst# aa7 rtcx2 aa8 vccrtc aa9 ferr# aa10 serirq aa11 pdd[7] aa12 vss aa13 pdd[3] aa14 pdd[0] aa15 pddack# aa16 vss aa17 sdd[8] aa18 sdd[4] aa19 sdd[3] aa20 vss aa21 sda[1] aa22 vss aa23 gpio[19] ab1 v5ref ab2 tp[3] ab3 vcc3_3 ab4 gpio[24] ab5 intruder# ab6 vbias ab7 vss ab8 clk48 ab9 apicd[0] ab10 spkr ab11 pdd[8] table 4. ball list by number ball number signal name ab12 pdd[4] ab13 pdd[13] ab14 pdd[14] ab15 pdd[15] ab16 irq[14] ab17 pdior# (/pdwstb/ prdmardy#) ab18 sdd[9] ab19 sdd[11] ab20 sdd[13] ab21 vcc3_3 ab22 irq[15] ab23 sda[0] ac1 vss ac2 tp[2] ac3 vss ac4 vss ac5 vss ac6 vss ac7 nc[3] ac8 vss ac9 apicclk ac10 v5ref ac11 pdd[9] ac12 pdd[11] ac13 vss ac14 pdd[2] ac15 pddreq ac16 pda[2] ac17 piordy (/pdrstb/ pwdmardy#) ac18 sdd[7] ac19 pdcs3# ac20 sdd[2] ac21 sdd[1] ac22 sddreq ac23 vss table 4. ball list by number ball number signal name
intel ? 82801E c-ich advance information datasheet 17 table 5. ball list by signal name signal name ball number a20gate y23 a20m# t23 ad[0] e1 ad[1] h4 ad[2] g5 ad[3] g4 ad[4] d2 ad[5] h5 ad[6] f3 ad[7] f1 ad[8] h3 ad[9] e3 ad[10] f2 ad[11] f5 ad[12] g2 ad[13] c1 ad[14] h2 ad[15] d3 ad[16] b2 ad[17] k3 ad[18] d5 ad[19] k2 ad[20] c2 ad[21] l5 ad[22] b3 ad[23] k1 ad[24] d6 ad[25] l2 ad[26] b4 ad[27] l1 ad[28] a2 ad[29] m1 ad[30] c5 ad[31] m2 apicclk ac9 apicd[0] ab9 apicd[1] y10 c/be[0]# f4 c/be[1]# h1 c/be[2]# j2 c/be[3]# l4 clk14 w11 clk48 ab8 clk66 (hlclk) j23 cpupwrgd v22 cpuslp# r19 devsel# j3 ee0_cs f20 ee0_din e21 ee0_dout g20 ee0_shclk c23 ee1_cs f19 ee1_din g19 ee1_dout d21 ee1_shclk e20 ferr# aa9 frame# b1 gnt[0]# a8 gnt[1]# d10 gnt[2]# e8 gnt[3]# a3 gnt[a]#/gpio[16] b10 gnt[b]#/gnt[5]#/gpio[17] b9 gpio[6] m3 gpio[7] n2 gpio[8] p1 gpio[12] p2 gpio[13] p3 gpio[18] y22 gpio[19] aa23 gpio[20] t19 gpio[21] a10 gpio[22] u20 gpio[23] t20 gpio[24] ab4 table 5. ball list by signal name signal name ball number
intel ? 82801E c-ich 18 advance information datasheet gpio[25] r2 gpio[27] n3 gpio[28] n4 hl[0] l19 hl[1] l21 hl[2] l23 hl[3] m20 hl[4] n19 hl[5] p20 hl[6] r23 hl[7] p19 hl[8] p22 hl[9] m19 hl[10] n21 hl[11] k22 hl_stb m22 hl_stb# n23 hlcomp k19 hubref k20 ignne# v23 init# u21 intr u23 intruder# ab5 irdy# k4 irq[14] ab16 irq[15] ab22 lad[0]/fwh[0] b12 lad[1]/fwh[1] d12 lad[2]/fwh[2] e12 lad[3]/fwh[3] b13 lan0_clk f22 lan0_rstsync d23 lan0_rxd[0] h20 lan0_rxd[1] g23 lan0_rxd[2] e22 lan0_txd[0] h21 lan0_txd[1] g21 lan0_txd[2] e23 table 5. ball list by signal name signal name ball number lan1_clk b21 lan1_rstsync c22 lan1_rxd[0] c21 lan1_rxd[1] h19 lan1_rxd[2] b23 lan1_txd[0] c20 lan1_txd[1] a22 lan1_txd[2] d20 ldrq[0]# b11 ldrq[1]# c11 lframe#/fwh[4] c13 nc[1] w7 nc[2] y9 nc[3] ac7 nc[4] a4 nc[5] b6 nc[6] v4 nc[7] w3 nc[8] y2 nc[9] w2 nc[10] v1 nc[11] u2 nc[12] t4 nmi u22 oc[0]# aa1 oc[1]# w4 par c3 pciclk m5 pcirst# r1 pda[0] y16 pda[1] w15 pda[2] ac16 pdcs1# w14 pdcs3# ac19 pdd[0] aa14 pdd[1] w13 pdd[2] ac14 pdd[3] aa13 table 5. ball list by signal name signal name ball number
intel ? 82801E c-ich advance information datasheet 19 pdd[4] ab12 pdd[5] w12 pdd[6] y11 pdd[7] aa11 pdd[8] ab11 pdd[9] ac11 pdd[10] y12 pdd[11] ac12 pdd[12] y13 pdd[13] ab13 pdd[14] ab14 pdd[15] ab15 pddack# aa15 pddreq ac15 pdior# (/pdwstb/ prdmardy#) ab17 pdiow# (/pdstop) y14 perr# j4 piordy (/pdrstb/ pwdmardy#) ac17 pirq[a]# a5 pirq[b]# d8 pirq[c]# c7 pirq[d]# b7 pirq[e]# c8 pirq[f]# e10 pirq[g]#/gpio[4] e11 pirq[h]#/gpio[5] a7 plock# k5 pwrok w9 rcin# w23 req[0]# b5 req[1]# d7 req[2]# e9 req[3]# m4 req[a]#/gpio[0] c9 req[b]#/req[5]#/gpio[1] c10 reserved1 p4 table 5. ball list by signal name signal name ball number reserved2 y4 ri# r5 rsm_pwrok t3 rsmrst# y8 rtcrst# aa6 rtcx1 y7 rtcx2 aa7 sda[0] ab23 sda[1] aa21 sda[2] w20 sdcs1# u19 sdcs3# y21 sdd[0] y19 sdd[1] ac21 sdd[2] ac20 sdd[3] aa19 sdd[4] aa18 sdd[5] w16 sdd[6] y15 sdd[7] ac18 sdd[8] aa17 sdd[9] ab18 sdd[10] y17 sdd[11] ab19 sdd[12] y18 sdd[13] ab20 sdd[14] w17 sdd[15] y20 sddack# v19 sddreq ac22 sdior# (/sdwstb/ srdmardy#) w18 sdiow# (/sdstop) w19 serirq aa10 serr# g1 siordy (/sdrstb/ swdmardy#) v20 siu_lad[0] d14 table 5. ball list by signal name signal name ball number
intel ? 82801E c-ich 20 advance information datasheet siu_lad[1] a15 siu_lad[2] c14 siu_lad[3] e14 siu_lclk e13 siu_ldrq# c15 siu_lframe# b15 siu_reset# d13 siu_serirq a14 siu0_cts# d17 siu0_dcd# b20 siu0_dsr# d18 siu0_dtr# b19 siu0_ri# a21 siu0_rts# e16 siu0_rxd e17 siu0_txd d19 siu1_cts# d16 siu1_dcd# c16 siu1_dsr# a18 siu1_dtr# b16 siu1_ri# d15 siu1_rts# a16 siu1_rxd b18 siu1_txd c17 smbalert#/gpio[11] u1 smbclk t2 smbdata r4 smi# t21 smlink[0] y5 smlink[1] aa4 spkr ab10 stop# d4 stpclk# t22 susclk u3 thrm# a11 tp[0] a12 tp[1] aa5 tp[2] ac2 table 5. ball list by signal name signal name ball number tp[3] ab2 trdy# e4 uart_clk a19 usbp0n t5 usbp0p u4 usbp1n v2 usbp1p w1 v_cpu_io v21 v_cpu_io w22 v5ref ab1 v5ref ac10 v5ref d11 v5ref v5 v5ref y3 vbias ab6 vcc1_8 b8 vcc1_8 b14 vcc1_8 b22 vcc1_8 e2 vcc1_8 f8 vcc1_8 f9 vcc1_8 f10 vcc1_8 f14 vcc1_8 f21 vcc1_8 f23 vcc1_8 h22 vcc1_8 j18 vcc1_8 k10 vcc1_8 k12 vcc1_8 k14 vcc1_8 k18 vcc1_8 l14 vcc1_8 m10 vcc1_8 m14 vcc1_8 n5 vcc1_8 p10 vcc1_8 p12 vcc1_8 p14 table 5. ball list by signal name signal name ball number
intel ? 82801E c-ich advance information datasheet 21 vcc1_8 p18 vcc1_8 r18 vcc1_8 t18 vcc3_3 ab3 vcc3_3 ab21 vcc3_3 b17 vcc3_3 c18 vcc3_3 e6 vcc3_3 e18 vcc3_3 f6 vcc3_3 f7 vcc3_3 f15 vcc3_3 f16 vcc3_3 f17 vcc3_3 f18 vcc3_3 g6 vcc3_3 g18 vcc3_3 h6 vcc3_3 h18 vcc3_3 j6 vcc3_3 k6 vcc3_3 p6 vcc3_3 r3 vcc3_3 r6 vcc3_3 t6 vcc3_3 u6 vcc3_3 u18 vcc3_3 v3 vcc3_3 v6 vcc3_3 v7 vcc3_3 v8 vcc3_3 v9 vcc3_3 v10 vcc3_3 v14 vcc3_3 v15 vcc3_3 v16 vcc3_3 v17 vcc3_3 v18 table 5. ball list by signal name signal name ball number vcc3_3 w10 vccrtc w8 vccrtc aa8 vrmpwrgd w21 vss a1 vss a6 vss a9 vss a13 vss a17 vss a20 vss a23 vss c4 vss c6 vss c12 vss c19 vss d1 vss d9 vss d22 vss e5 vss e7 vss e15 vss e19 vss g3 vss g22 vss h23 vss j1 vss j5 vss j19 vss j20 vss j21 vss j22 vss k11 vss k13 vss k21 vss k23 vss l3 vss l10 vss l11 table 5. ball list by signal name signal name ball number
intel ? 82801E c-ich 22 advance information datasheet vss l12 vss l13 vss l20 vss l22 vss m11 vss m12 vss m13 vss m21 vss m23 vss n1 vss n10 vss n11 vss n12 vss n13 vss n14 vss n20 vss n22 vss p5 vss p11 vss p13 vss p21 vss p23 vss r20 table 5. ball list by signal name signal name ball number vss r21 vss r22 vss t1 vss u5 vss w5 vss w6 vss y1 vss y6 vss aa2 vss aa3 vss aa12 vss aa16 vss aa20 vss aa22 vss ab7 vss ac1 vss ac3 vss ac4 vss ac5 vss ac6 vss ac8 vss ac13 vss ac23 table 5. ball list by signal name signal name ball number
intel ? 82801E c-ich advance information datasheet 23 2.2 mechanical specifications figure 4. intel ? 82801E c-ich package (top view) notes: 1. all dimensions and tolerances conform to ansi y14.5m - 1982 2. all dimensions are in millimeters.
intel ? 82801E c-ich 24 advance information datasheet figure 5. intel ? 82801E c-ich package (side view) figure 6. intel ? 82801E c-ich package (bottom view) notes: 1. all dimensions and tolerances conform to ansi y14.5m - 1982 3. primary datum -c- and seating plane are defined 2. all dimensions are in millimeters. by the spherical crowns of the solder balls. notes: 1. all dimensions and tolerances conform to ansi y14.5m - 1982 3. all dimensions are in millimeters. 2. dimension is measured at the maximum solder ball diameter. parallel to datum -c- on side view illustration.
intel ? 82801E c-ich advance information datasheet 25 3.0 signal descriptions this section provides a detailed description of each signal. the signals are arranged in functional groups according to their associated interface. the # symbol at the end of the signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. when # is not present, the signal is asserted when at the high voltage level. the following notations are used to describe the signal type: i input pin o output pin od open drain output pin. i/o bidirectional input/output pin. 3.1 alphabetical signal reference table 6. 82801E c-ich signal description (sheet 1 of 11) signal type description a20gate i a20 gate: this signal is from the keyboard controller. it acts as an alternative method to force the a20m# signal active. a20gate eliminates the need for the external or gate needed with various other pcisets. a20m# o mask a20: a20m# goes active based on setting the appropriate bit in the port 92h register, or based on the a20gate signal. speed strap: during the reset sequence, 82801E c-ich drives a20m# high if the corresponding bit is set in the freq_strp register. ad[31:0] i/o pci address/data: ad[31:0] is a multiplexed address and data bus. during the first clock of a transaction, ad[31:0] contain a physical address (32 bits). during subsequent clocks, ad[31:0] contain data. the 82801E c-ich drives all 0s on ad[31:0] during the address phase of all pci special cycles. apicclk i apic clock: the apic clock runs at 33.333 mhz. apicd[1:0] i/od apic data: these bidirectional open drain signals are used to send and receive data over the apic bus. as inputs, the data is valid on the rising edge of apicclk. as outputs, new data is driven from the rising edge of the apicclk.
intel ? 82801E c-ich 26 advance information datasheet c/be[3:0]# i/o bus command and byte enables: the command and byte enable signals are multiplexed on the same pci pins. during the address phase of a transaction, c/be[3:0]# define the bus command. during the data phase, c/be[3:0]# define the byte enables. c/be[3:0]# command type 0000 interrupt acknowledge 0001 special cycle 0010 i/o read 0011 i/o write 0110 memory read 0111 memory write 1010 configuration read 1011 configuration write 1100 memory read multiple 1101 dac mode address to be latched (target only) 1110 memory read line 1111 memory wr ite and invalidate all command encodings not shown are reserved. the 82801E c-ich does not decode reserved values, and therefore will not respond when a pci master generates a cycle using one of the reserved values. as a target, the 82801E c-ich can support dac mode addressing for 44 bits. clk14 i oscillator clock: clk14 is used for 8254 timers and runs at 14.31818 mhz. clk48 i 48 mhz clock: clk48 is used to for the usb controller and runs at 48 mhz. clk66 (hlclk) i 66 mhz clock (hlclk): clk66 is used for the hub interface and runs at 66 mhz. cpupwrgd od processor power good: this signal should be connected to the processors pwrgood input. this is an open-drain output signal (external pull-up resistor required) that represents a logical and of the 82801E c-ichs pwrok and vrmpwrgd signals. cpuslp# o processor sleep: this signal puts the processor into a state that saves substantial power compared to stop-grant state. however, during that time, no snoops occur. note: the 82801E c-ich does not support sleep states. this signal must be pulled up through an 8.2 k w resistor to 3.3 v. devsel# i/o device select: the 82801E c-ich asserts devsel# to claim a pci transaction. as an output, the 82801E c-ich asserts devsel# when a pci master peripheral attempts an access to an internal 82801E c-ich address or an address destined for the hub interface (main memory or agp). as an input, devsel# indicates the response to an 82801E c-ich-initiated transaction on the pci bus. devsel# is tri-stated from the leading edge of pcirst#. devsel# remains tri-stated by the 82801E c-ich until driven by a target device. ee0_cs ee1_cs o eeprom chip select: these signals are chip-select signals to the eeproms. ee0_din ee1_din i eeprom data in: these signals transfer data from the eeproms to the 82801E c-ich. these signals have an integrated pull-up resistor. ee0_dout ee1_dout o eeprom data out: these signals transfer data from the 82801E c-ich to the eeproms. ee0_shclk ee1_shclk o eeprom shift clock: these signals are the serial shift clock output to the eeproms. table 6. 82801E c-ich signal description (sheet 2 of 11) signal type description
intel ? 82801E c-ich advance information datasheet 27 ferr# i numeric coprocessor error: this signal is tied to the coprocessor error signal on the processor. ferr# is only used if the 82801E c-ich coprocessor error reporting function is enabled in the general control register (device 31:function 0, offset d0, bit 13). if ferr# is asserted, the 82801E c-ich generates an internal irq13 to its interrupt controller unit. it is also used to gate the ignne# signal to ensure that ignne# is not asserted to the processor unless ferr# is active. ferr# requires an external weak pull-up to ensure a high level when the coprocessor error function is disabled. frame# i/o cycle frame: the current initiator asserts frame# to indicate the beginning and duration of a pci transaction. while the initiator asserts frame#, data transfers continue. when the initiator deasserts frame#, the transaction is in the final data phase. frame# is an input to the 82801E c-ich when the 82801E c-ich is the target, and frame# is an output from the 82801E c-ich when the 82801E c-ich is the initiator. frame# remains tri-stated by the 82801E c-ich until driven by an initiator. fwh[3:0] /lad[3:0] i/o firmware hub signals: these signals are muxed with lpc address signals. fwh[4] /lframe# i/o firmware hub signals: this signal is muxed with the lpc lframe# signal. gnt[3:0]# gnt[5]# /gnt[b]# /gpio[17]# o pci grants: the 82801E c-ich supports up to four masters on the pci bus. gnt[5]# is muxed with pc/pci gnt[b]# (must choose one or the other, but not both). if not needed for pci or pc/pci, gnt[5]# can instead be used as a gpio. pull-up resistors are not required on these signals. if pullups are used, they should be tied to the vcc3_3 power rail. gnt[b]#/gnt[5]#/gpio[17] has an internal pull-up. gnt[a]# /gpio[16] /gnt[b]# /gnt[5]# /gpio[17] o pc/pci dma acknowledges [a:b]: this grant serializes an isa-like dack# for the purpose of running dma/isa master cycles over the pci bus. this is used by devices such as pci-based super i/o or audio codecs which need to perform legacy 8237 dma but have no isa bus. when not used for pc/pci, these signals can be used as general purpose outputs. gntb# can also be used as the fourth pci bus master grant output. these signal have internal pull-up resistors. gpio[1:0] i fixed as input only. main power well. can instead be used for pc/pci req[a:b]#. gpio[1] can also alternatively be used for pci req[5]#. gpio[3:2] not implemented. gpio[5:4] i fixed as input only. main power well. can be used instead as pirq[g:h]#. gpio[6] i fixed as input only. main power well. gpio[7] i fixed as input only. main power well. not muxed. gpio[8] i fixed as input only. main power well. not muxed. gpio[10:9] i not implemented. gpio[11] i fixed as input only. main power well. can instead be used for smbalert#. gpio[13:12] i fixed as input only. main power well. not muxed. gpio[15:14] i not implemented. gpio[17:16] o fixed as output only. main power well. can instead be used for pc/pci gnt[a:b]#. gpio[17] can also alternatively be used for pci gnt[5]#. integrated pull-up resistor. gpio[20:18] o fixed as output only. main power well. gpio[21] o fixed as output only. main power well. gpio[22] od fixed as output only. main power well. open-drain output. gpio[23] o fixed as output only. main power well. table 6. 82801E c-ich signal description (sheet 3 of 11) signal type description
intel ? 82801E c-ich 28 advance information datasheet gpio[24] i/o can be input or output. main power well. gpio[25] i/o can be input or output. main power well. not muxed. gpio[26] i/o not implemented. gpio[28:27] i/o can be input or output. main power well. unmuxed. gpio[31:29] o not implemented. hl[11:0] i/o hub interface signals hl_stb i/o hub interface strobe: one of two differential strobe signals used to transmit and receive data through the hub interface. hl_stb# i/o hub interface strobe complement: second of the two differential strobe signals. hlcomp i/o hub interface compensation: used for hub interface buffer compensation. hubref 0.9 v reference for the hub interface. ignne# o ignore numeric error: this signal is connected to the ignore error pin on the processor. ignne# is only used if the 82801E c-ich coprocessor error reporting function is enabled in the general control register (device 31:function 0, offset d0, bit 13). when ferr# is active, indicating a coprocessor error, a write to the coprocessor error register (f0h) causes the ignne# to be asserted. ignne# remains asserted until ferr# is negated. if ferr# is not asserted when the coprocessor error register is written, the ignne# signal is not asserted. speed strap: during the reset sequence, 82801E c-ich drives ignne# high if the corresponding bit is set in the freq_strp register. init# o initialization: init# is asserted by the 82801E c-ich for 16 pci clocks to reset the processor. 82801E c-ich can be configured to support processor bist. in that case, init# will be active when pcirst# is active. intr o processor interrupt: intr is asserted by the 82801E c-ich to signal the processor that an interrupt request is pending and needs to be serviced. it is an asynchronous output and normally driven low. speed strap: during the reset sequence, 82801E c-ich drives intr high if the corresponding bit is set in the freq_strp register. intruder# i intruder detect: this signal can be set to disable system if box detected open. this signals status is readable, so it can be used like a gpi if the intruder detection is not needed. irdy# i/o initiator ready: irdy# indicates the 82801E c-ich's ability, as an initiator, to complete the current data phase of the transaction. it is used in conjunction with trdy#. a data phase is completed on any clock both irdy# and trdy# are sampled asserted. during a write, irdy# indicates the 82801E c-ich has valid data present on ad[31:0]. during a read, it indicates the 82801E c-ich is prepared to latch data. irdy# is an input to the 82801E c-ich when the 82801E c-ich is the target and an output from the 82801E c-ich when the 82801E c-ich is an initiator. irdy# remains tri-stated by the 82801E c-ich until driven by an initiator. irq[14:15] i interrupt request 14:15: these interrupt inputs are connected to the ide drives. irq14 is used by the drives connected to the primary controller and irq15 is used by the drives connected to the secondary controller. lad[3:0] /fwh[3:0] i/o lpc multiplexed command, address, data: internal pull-ups are provided. lan0_clk lan1_clk i lan interface clock: this signal is driven by the lan connect component. the frequency range is 0.8 mhz to 50 mhz. lan0_rstsync lan1_rstsync o lan reset/sync: the lan connect components reset and sync signals are multiplexed onto this pin. table 6. 82801E c-ich signal description (sheet 4 of 11) signal type description
intel ? 82801E c-ich advance information datasheet 29 lan0_rxd[2:0] lan1_rxd[2:0] i received data: the lan connect component uses these signals to transfer data and control information to the integrated lan controller. these signals have integrated weak pull-up resistors. lan0_txd[2:0] lan1_txd[2:0] o transmit data : the integrated lan controller uses these signals to transfer data and control information to the lan connect component. ldrq[1:0]# i lpc serial dma/master request inputs: these signals are used to request dma or bus master access. typically, they are connected to external super i/o device. an internal pull-up resistor is provided on these signals. lframe# /fwh[4] o lpc frame: lframe# indicates the start of an lpc cycle, or an abort. nc[10:1] no connect. do not connect these pins. optional: nc[10:6, 3:1] can be routed to a test point for use in manufacturing nand tree testing. nmi o non-maskable interrupt: nmi is used to force a non-maskable interrupt to the processor. the 82801E c-ich can generate an nmi when either serr# or iochk# is asserted. the processor detects an nmi when it detects a rising edge on nmi. nmi is reset by setting the corresponding nmi source enable/disable bit in the nmi status and control register. speed strap: during the reset sequence, 82801E c-ich drives nmi high if the corresponding bit is set in the freq_strp register. oc[1:0]# i overcurrent indicators: these signals set corresponding bits in the usb controllers to indicate that an overcurrent condition has occurred. par i/o calculated/checked parity: par uses even parity calculated on 36 bits, ad[31:0] plus c/be[3:0]#. even parity means that the 82801E c-ich counts the number of 1s within the 36 bits plus par and the sum is always even. the 82801E c-ich always calculates par on 36 bits, regardless of the valid byte enables. the 82801E c-ich generates par for address and data phases and only guarantees par to be valid one pci clock after the corresponding address or data phase. the 82801E c-ich drives and tri-states par identically to the ad[31:0] lines except that the 82801E c-ich delays par by exactly one pci clock. par is an output during the address phase (delayed one clock) for all 82801E c-ich initiated transactions. par is an output during the data phase (delayed one clock) when the 82801E c-ich is the initiator of a pci write transaction, and when it is the target of a read transaction. 82801E c-ich checks parity when it is the target of a pci write transaction. if a parity error is detected, the 82801E c-ich sets the appropriate internal status bits, and has the option to generate an nmi# or smi#. pciclk i pci clock: this is a 33 mhz clock. pciclk provides timing for all transactions on the pci bus. pcirst# o pci reset: 82801E c-ich asserts pcirst# to reset devices that reside on the pci bus. the 82801E c-ich asserts pcirst# during power-up and when s/w initiates a hard reset sequence through the rc (cf9h) register. the 82801E c-ich drives pcirst# inactive a minimum of 1 ms after pwrok is driven active. the 82801E c-ich drives pcirst# active a minimum of 1 ms when initiated through the rc register. pda[2:0] o primary ide device address: these output signals are connected to the corresponding signals on the primary ide connector. they are used to indicate which byte in either the ata command block or control block is being addressed. pdcs1# o primary ide device chip selects for 100 range: this signal is for the ata command register block. this output signal is connected to the corresponding signal on the primary ide connector. table 6. 82801E c-ich signal description (sheet 5 of 11) signal type description
intel ? 82801E c-ich 30 advance information datasheet pdcs3# o primary ide device chip select for 300 range: this signal is for the ata control register block. this output signal is connected to the corresponding signal on the primary ide connector. pdd[15:0] i/o primary ide device data: these signals directly drive the corresponding signals on the primary ide connector. there is a weak internal pull-down resistor on pdd[7]. pddack# o primary ide device dma acknowledge: this signal directly drives the dak# signal on the primary ide connector. this signal is asserted by the 82801E c-ich to indicate to the ide dma slave device that a given data transfer cycle (assertion of dior# or diow#) is a dma data transfer cycle. this signal is used in conjunction with the pci bus master ide function and is not associated with any at-compatible dma channel. pddreq i primary ide device dma request: this input signal is directly driven from the drq signal on the primary ide connector. it is asserted by the ide device to request a data transfer, and used in conjunction with the pci bus master ide function. this signal is not associated with any at-compatible dma channel. there is a weak internal pull-down resistor on pddreq. pdior# /(pdwstb /prdmardy#) o primary disk i/o read (pio and non-ultra dma): this is the command to the ide device that it may drive data on the pdd lines. data is latched by the 82801E c-ich on the deassertion edge of pdior#. the ide device is selected either by the ata register file chip selects (pdcs1#, pdcs3#) and the pda lines, or the ide dma acknowledge (pddak#). primary disk write strobe (ultra dma writes to disk): pdwstb is the data write strobe for writes to disk. when writing to disk, the 82801E c-ich drives valid data on rising and falling edges of pdwstb. primary disk dma ready (ultra dma reads from disk): prdmardy# is the dma ready for reads from disk. when reading from disk, the 82801E c-ich deasserts prdmardy# to pause burst data transfers. pdiow# /(pdstop) o primary disk i/o write (pio and non-ultra dma): this is the command to the ide device that it may latch data from the pdd lines. data is latched by the ide device on the deassertion edge of pdiow#. the ide device is selected either by the ata register file chip selects (pdcs1#, pdcs3#) and the pda lines, or the ide dma acknowledge (pddak#). primary disk stop (ultra dma): 82801E c-ich asserts pdstop to terminate a burst. perr# i/o parity error: an external pci device drives perr# when it receives data that has a parity error. the 82801E c-ich drives perr# when it detects a parity error. the ich can either generate an nmi# or smi# upon detecting a parity error (either detected internally or reported via the perr# signal). piordy /(pdrstb /pwdmardy#) i primary i/o channel ready (pio): this signal keeps the strobe active (pdior# on reads, pdiow# on writes) longer than the minimum width. it adds wait states to pio transfers. primary disk read strobe (ultra dma reads from disk) : when reading from disk, the 82801E c-ich latches data from the disk on rising and falling edges of pdrstb. primary disk dma ready (ultra dma writes to disk) : when writing to disk, pwdmardy# is deasserted by the disk to pause burst data transfers. pirq[a:d]# i/od pci interrupt requests: in non-apic mode the pirqx# signals can be routed to interrupts 3:7, 9:12, 14, or 15 as described in the interrupt steering section. each pirqx# line has a separate route control register. in apic mode, these signals are connected to the internal i/o apic in the following fashion: pirq[a]# is connected to irq16, pirq[b]# to irq17, pirq[c]# to irq18, and pirq[d]# to irq19. this frees the isa interrupts. table 6. 82801E c-ich signal description (sheet 6 of 11) signal type description
intel ? 82801E c-ich advance information datasheet 31 pirq[e:f]# pirq[g]#/gpio[4] pirq[h]#/gpio[5] i/od pci interrupt requests: in non-apic mode the pirqx# signals can be routed to interrupts 3:7, 9:12, 14 or 15 as described in the interrupt steering section. each pirqx# line has a separate route control register. in apic mode, these signals are connected to the internal i/o apic in the following fashion: pirq[e]# is connected to irq20, pirq[f]# to irq21, pirq[g]# to irq22, and pirq[h]# to irq23. if not needed for interrupts, these signals can be used as gpio. plock# i/o pci lock: plock# indicates an exclusive bus operation and may require multiple transactions to complete. 82801E c-ich asserts plock# when it performs non-exclusive transactions on the pci bus. pwrok i power ok: when asserted, pwrok is an indication to the 82801E c-ich that core power and pciclk have been stable for at least 1 ms. pwrok can be driven asynchronously. when pwrok is negated, the 82801E c-ich asserts pcirst#. rcin# i keyboard controller reset processor: the keyboard controller can generate init# to the processor. this saves the external or gate with the 82801E c-ichs other sources of init#. when the 82801E c-ich detects the assertion of this signal, init# is generated for 16 pci clocks. req[3:0]# req[5]# /req[b]# /gpio[1] i pci requests: the 82801E c-ich supports up to four masters on the pci bus. req[5]# is muxed with pc/pci req[b]# (must choose one or the other, but not both). if not used for pci or pc/pci, req[5]#/req[b]# can instead be used as gpio[1]. note: req[0]# is programmable to have improved arbitration latency for supporting pci-based 1394 controllers. req[a]# /gpio[0] req[b]# /req[5]# /gpio[1] i pc/pci dma request [a:b]: this request serializes isa-like dma requests for the purpose of running isa-compatible dma cycles over the pci bus. this is used by devices such as pci-based super i/o or audio codecs that need to perform legacy 8237 dma but have no isa bus. when not used for pc/pci requests, these signals can be used as general purpose inputs. instead, req[b]# can be used as the fourth pci bus request. reserved1 reserved2 this signal must have an external pull up to vcc3_3. ri# i ring indicate: from the modem interface. this signal can be enabled as a wake event; this is preserved across power failures. rsm_pwrok i resume well power ok: when asserted, this signal is an indication to the 82801E c-ich that the resume well power has been stable for at least 10 ms. note: the 82801E c-ich does not use the resume well power ok signal. rsmrst# i resume well reset: rsmrst# is used for resetting the resume power plane logic. note: the 82801E c-ich does not use the resume well reset signal. rtcrst# i rtc reset: when asserted, this signal resets register bits in the rtc well and sets the rtc_pwr_sts bit (bit 2 in gen_pmcon3 register). this signal is also used to enter the test modes documented in test signals on page 49. note: clearing cmos in an 82801E c-ich-based platform can be done by using a jumper on rtcrst# or gpi, or using safemode strap. implementations should not attempt to clear cmos by using a jumper to pull vccrtc low. rtcx1 special crystal input 1: this signal is connected to the 32.768 khz crystal. if no external crystal is used, then rtcx1 can be driven with the desired clock rate. rtcx2 special crystal input 2: this signal is connected to the 32.768 khz crystal. if no external crystal is used, then rtcx2 should be left floating. table 6. 82801E c-ich signal description (sheet 7 of 11) signal type description
intel ? 82801E c-ich 32 advance information datasheet sda[2:0] o secondary ide device address: these output signals are connected to the corresponding signals on the secondary ide connectors. they are used to indicate which byte in either the ata command block or control block is being addressed. sdcs1# o secondary ide device chip selects for 100 range: this signal is for the ata command register block. this output signal is connected to the corresponding signal on the secondary ide connector. sdcs3# o secondary ide device chip select for 300 range: this signal is for the ata control register block. this output signal is connected to the corresponding signal on the secondary ide connector. sdd[15:0] i/o secondary ide device data: these signals directly drive the corresponding signals on the secondary ide connector. there is a weak internal pull-down resistor on sdd[7]. sddack# o secondary ide device dma acknowledge: this signal directly drives the dak# signal on the secondary ide connectors. this signal is asserted by the 82801E c-ich to indicate to the ide dma slave device that a given data transfer cycle (assertion of dior# or diow#) is a dma data transfer cycle. this signal is used in conjunction with the pci bus master ide function and is not associated with any at-compatible dma channel. sddreq i secondary ide device dma request: this input signal is directly driven from the drq signals on the secondary ide connector. it is asserted by the ide device to request a data transfer, and used in conjunction with the pci bus master ide function. it is not associated with any at-compatible dma channel. there is a weak internal pull-down resistor on sddreq. sdior# /(sdwstb/ srdmardy#) o secondary disk i/o read (pio and non-ultra dma): this is the command to the ide device that it may drive data on the sdd lines. data is latched by the 82801E c-ich on the deassertion edge of sdior#. the ide device is selected either by the ata register file chip selects (sdcs1# or sdcs3#) and the sda lines, or the ide dma acknowledge (sddak#). secondary disk write strobe (ultra dma writes to disk): this is the data write strobe for writes to disk. when writing to disk, the 82801E c-ich drives valid data on rising and falling edges of sdwstb. secondary disk dma ready (ultra dma reads from disk): this is the dma ready for reads from disk. when reading from disk, the 82801E c-ich deasserts srdmardy# to pause burst data transfers. sdiow# /(sdstop) o secondary disk i/o write (pio and non-ultra dma): this is the command to the ide device that it may latch data from the sdd lines. data is latched by the ide device on the deassertion edge of sdiow#. the ide device is selected either by the ata register file chip selects (sdcs1# or sdcs3#) and the sda lines, or the ide dma acknowledge (sddak#). secondary disk stop (ultra dma): the 82801E c-ich asserts sdstop to terminate a burst. serirq i/o serial interrupt request: this pin implements the serial interrupt protocol. serr# i system error: serr# can be pulsed active by any pci device that detects a system error condition. upon sampling serr# active, the 82801E c-ich has the ability to generate an nmi, smi#, or interrupt. siordy /(sdrstb /swdmardy#) i secondary i/o channel ready (pio): this signal keeps the strobe active (sdior# on reads, sdiow# on writes) longer than the minimum width. it adds wait states to sio transfers. secondary disk read strobe (ultra dma reads from disk) : when reading from disk, the 82801E c-ich latches data from the disk on rising and falling edges of sdrstb. secondary disk dma ready (ultra dma writes to disk) : when writing to disk, swdmardy# is deasserted by the disk to pause burst data transfers. table 6. 82801E c-ich signal description (sheet 8 of 11) signal type description
intel ? 82801E c-ich advance information datasheet 33 siu_lad[3:0] i/o siu lpc multiplexed command, address, data: internal pull-ups are provided. siu_lclk i siu lpc clock input to siu: 33 mhz lpc clock. siu_ldrq# o siu lpc serial dma/master request output: used by siu devices to indicate a dma request. these signals have weak internal pull-up resistors to avoid external glue. siu_lframe# i siu lpc frame: indicates the start of an lpc cycle, or an abort. siu_reset# i siu reset: this signal should be tied to pci reset. siu_serirq i/o siu serial irq input: this pin receives the serial interrupt protocol from external devices. pull up if unused. siu0_cts# siu1_cts# i clear to send: active low, this pin indicates that data can be exchanged between cich and external interface. these pins have no effect on the transmitter. note: these pins could be used as modem status input whose condition can be tested by the processor by reading bit 4 (cts) of the modem status register (msr). bit 4 is the complement of the cts# signal. bit 0 (dcts) of the msr indicates whether the cts# input has changed state since the previous reading of the msr. when the cts bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_dcd# siu1_dcd# i data carrier detect for uart0 and uart1: active low, this pin indicates that data carrier has been detected by the external agent. note: these pins are modem status inputs whose condition can be tested by the processor by reading bit 7 (dcd) of the modem status register (msr). bit 7 is the complement of the dcd# signal. bit 3 (ddcd) of the msr indicates whether the dcd# input has changed state since the previous reading of the msr. when the dcd bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_dsr# siu1_dsr# i data set ready for uart0 and uart1: active low, this pin indicates that the external agent is ready to communicate with 82801E c-ich uarts. these pins have no effect on the transmitter. note: these pins could be used as modem status inputs whose condition can be tested by the processor by reading bit 5 (dsr) of the modem status register. bit 5 is the complement of the dsr# signal. bit 1 (ddsr) of the modem status register (msr) indicates whether the dsr# input has changed state since the previous reading of the msr. when the dsr bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_dtr# siu1_dtr# o data terminal ready for uart0 and uart1: when low these pins informs the modem or data set that cich uart 0, 1 are ready to establish a communication link. the dtr#x(x=0,1) output signals can be set to an active low by programming the dtrx (x-0,1) (bit0) of the modem control register to a logic 1. a reset operation sets this signal to its inactive state (logic 1). loop mode operation holds this signal in its inactive state. siu0_ri# siu1_ri# i ring indicator for uart0 and uart1: active low, this pin indicates that a telephone ringing signal has been received by the external agent. note: these pins are modem status input whose condition can be tested by the processor by reading bit 6 (ri) of the modem status register (msr). bit 6 is the complement of the ri# signal. bit 2 (teri) of the msr indicates whether the dcd# input has changed state since the previous reading of the msr. when the ri bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. table 6. 82801E c-ich signal description (sheet 9 of 11) signal type description
intel ? 82801E c-ich 34 advance information datasheet siu0_rts# siu1_rts# o request to send for uart0 and uart1: when low these pins informs the modem or data set that cich uart 0, 1 are ready to establish a communication link. the rts#x(x=0,1) output signals can be set to an active low by programming the rtsx (x-0,1) (bit1) of the modem control register to a logic 1. a reset operation sets this signal to its inactive state (logic 1). loop mode operation holds this signal in its inactive state. siu0_rxd siu1_rxd i serial input for uart0 and uart1: serial data input from device pin to the receive port. siu0_txd siu1_txd o serial output for uart0 and uart1: serial data output to the communication peripheral/modem or data set. upon reset, the txd pins will be set to marking condition (logic 1 state). smbalert# /gpio[11] i smbus alert: this signal is used to wake the system or generate an smi#. if not used for smbalert#, it can be used as a gpi. smbclk i/od smbus clock: external pull-up is required. smbdata i/od smbus data: external pull-up is required. smi# o system management interrupt: smi# is an active low output synchronous to pciclk. it is asserted by the 82801E c-ich in response to one of many enabled hardware or software events. smlink[1:0] i/od system management link: these signals are an smbus link to an optional external system management asic or lan controller. external pull-ups are required. note: smlink[0] corresponds to an smbus clock signal and smlink[1] corresponds to an smbus data signal. spkr o speaker: the spkr signal is the output of counter 2 and is internally anded with port 61h bit 1 to provide speaker data enable. this signal drives an external speaker driver device, which in turn drives the system speaker. upon pcirst#, its output state is 1. note: spkr is sampled at the rising edge of pwrok as a functional strap. see functional straps on page 49 for more details. stop# i/o stop: stop# indicates that the 82801E c-ich, as a target, is requesting the initiator to stop the current transaction. stop# causes the 82801E c-ich, as an initiator, to stop the current transaction. stop# is an output when the 82801E c-ich is a target and an input when the 82801E c-ich is an initiator. stop# is tri-stated from the leading edge of pcirst#. stop# remains tri-stated until driven by the 82801E c-ich. stpclk# o stop clock request: stpclk# is an active low output synchronous to pciclk. it is asserted by the 82801E c-ich in response to one of many hardware or software events. when the processor samples stpclk# asserted, it responds by stopping its internal clock. susclk o suspend clock: this signal is an output of the rtc generator circuit and is used by other chips for the refresh clock. thrm# i thermal alarm: thrm# is an active low signal generated by external hardware to start the hardware clock throttling mode. this signal can also generate an smi# or an sci. tp[3:0] i test points: tp0: this signal must have an external pull-up to vcc3_3. tp1: route to a test point with option to jumper to vcc1_8. used for nand tree testing. otherwise jumper to vcc1_8. tp2 and tp3: route to a test point with option to jumper to v ss . used for nand tree testing. otherwise jumper to v ss . table 6. 82801E c-ich signal description (sheet 10 of 11) signal type description
intel ? 82801E c-ich advance information datasheet 35 trdy# i/o target ready: trdy# indicates the 82801E c-ich's ability as a target to complete the current data phase of the transaction. trdy# is used in conjunction with irdy#. a data phase is completed when both trdy# and irdy# are sampled asserted. during a read, trdy# indicates that the 82801E c-ich, as a target, has placed valid data on ad[31:0]. during a write, trdy# indicates the 82801E c-ich, as a target is prepared to latch data. trdy# is an input to the 82801E c-ich when the 82801E c-ich is the initiator and an output from the 82801E c-ich when the 82801E c-ich is a target. trdy# is tri-stated from the leading edge of pcirst#. trdy# remains tri-stated by the 82801E c-ich until driven by a target. uart_clk i input clock to the siu. this clock is passed to the baud clock generation logic of each uart in the siu. usbp0p usbp0n usbp1p usbp1n i/o universal serial bus port 1:0 differential: these differential pairs are used to transmit data/address/command signals for ports 0 and 1. v_cpu_io powered by the same supply as the processor i/o voltage. this supply is used to drive the processor interface outputs. v5ref reference for 5 v tolerance on core well inputs. vbias rtc well bias voltage. the dc reference voltage applied to this pin sets a current that is mirrored throughout the oscillator and buffer circuitry. see external rtc circuitry on page 50. vcc1_8 1.8 v supply for core well logic. vcc3_3 3.3 v supply for core well i/o buffers. vccrtc 3.3 v (can drop to 2.0 v minimum in the g3 state) supply for the rtc well. this power is not expected to be shut off unless the rtc battery is removed or completely drained. note: implementations should not attempt to clear cmos by using a jumper to pull vccrtc low. clearing cmos in an 82801E c-ich-based platform can be done by using a jumper on rtcrst# or gpi, or using safemode strap. vrmpwrgd i vrm power good: this can be considered to be the cpus vrm power good. this signal should be anded with the atx power supplys pwrok signal. vss grounds. table 6. 82801E c-ich signal description (sheet 11 of 11) signal type description
intel ? 82801E c-ich 36 advance information datasheet 3.2 signals grouped by type 3.2.1 hub interface to host controller 3.2.2 link to lan connect 3.2.3 eeprom interface table 7. hub interface signals name type description hl[11:0] i/o hub interface signals hl_stb i/o hub interface strobe: one of two differential strobe signals used to transmit and receive data through the hub interface. hl_stb# i/o hub interface strobe complement: second of the two differential strobe signals. hlcomp i/o hub interface compensation: used for hub interface buffer compensation. table 8. lan interface name type description lan0_clk lan1_clk i lan interface clock: this signal is driven by the lan connect component. the frequency range is 0.8 mhz to 50 mhz. lan0_rstsync lan1_rstsync o lan reset/sync: the lan connect components reset and sync signals are multiplexed onto this pin. lan0_rxd[2:0] lan1_rxd[2:0] i received data: the lan connect component uses these signals to transfer data and control information to the integrated lan controller. these signals have integrated weak pull-up resistors. lan0_txd[2:0] lan1_txd[2:0] o transmit data : the integrated lan controller uses these signals to transfer data and control information to the lan connect component. table 9. eeprom interface name type description ee0_cs ee1_cs o eeprom chip select: these signals are chip-select signals to the eeproms. ee0_din ee1_din i eeprom data in: these signals transfer data from the eeproms to the 82801E c-ich. these signals have an integrated pull-up resistor. ee0_dout ee1_dout o eeprom data out: these signals transfer data from the 82801E c-ich to the eeproms. ee0_shclk ee1_shclk o eeprom shift clock: these signals are the serial shift clock output to the eeproms.
intel ? 82801E c-ich advance information datasheet 37 3.2.4 firmware hub interface 3.2.5 pci interface table 10. firmware hub interface signals name type description fwh[3:0] /lad[3:0] i/o firmware hub signals: these signals are muxed with lpc address signals. fwh[4] /lframe# i/o firmware hub signals: this signal is muxed with the lpc lframe# signal. table 11. pci interface signals (sheet 1 of 3) name type description ad[31:0] i/o pci address/data: ad[31:0] is a multiplexed address and data bus. during the first clock of a transaction, ad[31:0] contain a physical address (32 bits). during subsequent clocks, ad[31:0] contain data. the 82801E c-ich drives all 0s on ad[31:0] during the address phase of all pci special cycles. c/be[3:0]# i/o bus command and byte enables: the command and byte enable signals are multiplexed on the same pci pins. during the address phase of a transaction, c/be[3:0]# define the bus command. during the data phase, c/be[3:0]# define the byte enables. c/be[3:0]# command type 0000 interrupt acknowledge 0001 special cycle 0010 i/o read 0011 i/o write 0110 memory read 0111 memory write 1010 configuration read 1011 configuration write 1100 memory read multiple 1101 dac mode address to be latched (target only) 1110 memory read line 1111 memory write and invalidate all command encodings not shown are reserved. the 82801E c-ich does not decode reserved values, and therefore will not respond if a pci master generates a cycle using one of the reserved values. as a target, the 82801E c-ich can support dac mode addressing for 44 bits. devsel# i/o device select: the 82801E c-ich asserts devsel# to claim a pci transaction. as an output, the 82801E c-ich asserts devsel# when a pci master peripheral attempts an access to an internal 82801E c-ich address or an address destined for the hub interface (main memory or agp). as an input, devsel# indicates the response to an 82801E c-ich-initiated transaction on the pci bus. devsel# is tri-stated from the leading edge of pcirst#. devsel# remains tri-stated by the 82801E c-ich until driven by a target device.
intel ? 82801E c-ich 38 advance information datasheet frame# i/o cycle frame: the current initiator drives frame# to indicate the beginning and duration of a pci transaction. while the initiator asserts frame#, data transfers continue. when the initiator negates frame#, the transaction is in the final data phase. frame# is an input to the 82801E c-ich when the 82801E c-ich is the target, and frame# is an output from the 82801E c-ich when the 82801E c-ich is the initiator. frame# remains tri-stated by the 82801E c-ich until driven by an initiator. irdy# i/o initiator ready: irdy# indicates the 82801E c-ich's ability, as an initiator, to complete the current data phase of the transaction. it is used in conjunction with trdy#. a data phase is completed on any clock both irdy# and trdy# are sampled asserted. during a write, irdy# indicates the 82801E c-ich has valid data present on ad[31:0]. during a read, it indicates the 82801E c-ich is prepared to latch data. irdy# is an input to the 82801E c-ich when the 82801E c-ich is the target and an output from the 82801E c-ich when the 82801E c-ich is an initiator. irdy# remains tri-stated by the 82801E c-ich until driven by an initiator. trdy# i/o target ready: trdy# indicates the 82801E c-ich's ability as a target to complete the current data phase of the transaction. trdy# is used in conjunction with irdy#. a data phase is completed when both trdy# and irdy# are sampled asserted. during a read, trdy# indicates that the 82801E c-ich, as a target, has placed valid data on ad[31:0]. during a write, trdy# indicates the 82801E c-ich, as a target is prepared to latch data. trdy# is an input to the 82801E c-ich when the 82801E c-ich is the initiator and an output from the 82801E c-ich when the 82801E c-ich is a target. trdy# is tri-stated from the leading edge of pcirst#. trdy# remains tri-stated by the 82801E c-ich until driven by a target. stop# i/o stop: stop# indicates that the 82801E c-ich, as a target, is requesting the initiator to stop the current transaction. stop# causes the 82801E c-ich, as an initiator, to stop the current transaction. stop# is an output when the 82801E c-ich is a target and an input when the 82801E c-ich is an initiator. stop# is tri-stated from the leading edge of pcirst#. stop# remains tri-stated until driven by the 82801E c-ich. par i/o calculated/checked parity: par uses even parity calculated on 36 bits, ad[31:0] plus c/be[3:0]#. even parity means that the 82801E c-ich counts the number of 1s within the 36 bits plus par and the sum is always even. the 82801E c-ich always calculates par on 36 bits, regardless of the valid byte enables. the 82801E c-ich generates par for address and data phases and only guarantees par to be valid one pci clock after the corresponding address or data phase. the 82801E c-ich drives and tri-states par identically to the ad[31:0] lines except that the 82801E c-ich delays par by exactly one pci clock. par is an output during the address phase (delayed one clock) for all 82801E c-ich initiated transactions. par is an output during the data phase (delayed one clock) when the 82801E c-ich is the initiator of a pci write transaction, and when it is the target of a read transaction. 82801E c-ich checks parity when it is the target of a pci write transaction. if a parity error is detected, the 82801E c-ich sets the appropriate internal status bits, and has the option to generate an nmi# or smi#. perr# i/o parity error: an external pci device drives perr# when it receives data that has a parity error. the 82801E c-ich drives perr# when it detects a parity error. the ich can either generate an nmi# or smi# upon detecting a parity error (either detected internally or reported via the perr# signal). req[3:0]# /req[5]# /req[b]# /gpio[1] i pci requests: the 82801E c-ich supports up to five masters on the pci bus. req[5]# is muxed with pc/pci req[b]# (must choose one or the other, but not both). if not used for pci or pc/pci, req[5]#/req[b]# can instead be used as gpio[1]. note: req[0]# is programmable to have improved arbitration latency for supporting pci-based 1394 controllers. table 11. pci interface signals (sheet 2 of 3) name type description
intel ? 82801E c-ich advance information datasheet 39 gnt[3:0]# /gnt[5]# /gnt[b]# /gpio[17]# o pci grants: the 82801E c-ich supports up to four masters on the pci bus. pull-up resistors are not required on these signals. if pullups are used, they should be tied to the vcc3_3 power rail. gnt[b]#/gnt[5]#/gpio[17] has an internal pull-up. pciclk i pci clock: this is a 33 mhz clock. pciclk provides timing for all transactions on the pci bus. pcirst# o pci reset: 82801E c-ich asserts pcirst# to reset devices that reside on the pci bus. the 82801E c-ich asserts pcirst# during power-up and when s/w initiates a hard reset sequence through the rc (cf9h) register. the 82801E c-ich drives pcirst# inactive a minimum of 1 ms after pwrok is driven active. the 82801E c-ich drives pcirst# active a minimum of 1 ms when initiated through the rc register. plock# i/o pci lock: plock# indicates an exclusive bus operation and may require multiple transactions to complete. 82801E c-ich asserts plock# when it performs non-exclusive transactions on the pci bus. serr# i system error: serr# can be pulsed active by any pci device that detects a system error condition. upon sampling serr# active, the 82801E c-ich has the ability to generate an nmi, smi#, or interrupt. req[a]# /gpio[0] req[b]# /req[5]# /gpio[1] i pc/pci dma request [a:b]: this request serializes isa-like dma requests for the purpose of running isa-compatible dma cycles over the pci bus. this is used by devices such as pci-based super i/o or audio codecs that need to perform legacy 8237 dma but have no isa bus. when not used for pc/pci requests, these signals can be used as general purpose inputs. instead, req[b]# can be used as the fifth pci bus request. gnt[a]# /gpio[16] gnt[b]# /gnt[5]# /gpio[17] o pc/pci dma acknowledges [a:b]: this grant serializes an isa-like dack# for the purpose of running dma/isa master cycles over the pci bus. this is used by devices such as pci-based super/io or audio codecs which need to perform legacy 8237 dma but have no isa bus. when not used for pc/pci, these signals can be used as general purpose outputs. gntb# can also be used as the fifth pci bus master grant output. these signal have internal pull-up resistors. table 11. pci interface signals (sheet 3 of 3) name type description
intel ? 82801E c-ich 40 advance information datasheet 3.2.6 ide interface table 12. ide interface signals name type description pdcs1# sdcs1# o primary and secondary ide device chip selects for 100 range: these signals are for the ata command register block. this output signal is connected to the corresponding signal on the primary or secondary ide connector. pdcs3# sdcs3# o primary and secondary ide device chip select for 300 range: these signals are for the ata control register block. this output signal is connected to the corresponding signal on the primary or secondary ide connector. pda[2:0] sda[2:0] o primary and secondary ide device address: these output signals are connected to the corresponding signals on the primary or secondary ide connectors. they are used to indicate which byte in either the ata command block or control block is being addressed. pdd[15:0] sdd[15:0] i/o primary and secondary ide device data: these signals directly drive the corresponding signals on the primary or secondary ide connector. there is a weak internal pull-down resistor on pdd[7] and sdd[7]. pddreq sddreq i primary and secondary ide device dma request: these input signals are directly driven from the drq signals on the primary or secondary ide connector. it is asserted by the ide device to request a data transfer, and used in conjunction with the pci bus master ide function. they are not associated with any at-compatible dma channel. there is a weak internal pull-down resistor on these signals. pddack# sddack# o primary and secondary ide device dma acknowledge: these signals directly drive the dak# signals on the primary and secondary ide connectors. each signal is asserted by the 82801E c-ich to indicate to the ide dma slave devices that a given data transfer cycle (assertion of dior# or diow#) is a dma data transfer cycle. this signal is used in conjunction with the pci bus master ide function and are not associated with any at-compatible dma channel. pdior# /(pdwstb /prdmardy#) sdior# /(sdwstb /srdmardy#) o primary and secondary disk i/o read (pio and non-ultra dma): this is the command to the ide device that it may drive data on the pdd or sdd lines. data is latched by the 82801E c-ich on the deassertion edge of pdior# or sdior#. the ide device is selected either by the ata register file chip selects (pdcs1# or sdcs1#, pdcs3# or sdcs3#) and the pda or sda lines, or the ide dma acknowledge (pddak# or sddak#). primary and secondary disk write strobe (ultra dma writes to disk): this is the data write strobe for writes to disk. when writing to disk, 82801E c-ich drives valid data on rising and falling edges of pdwstb or sdwstb. primary and secondary disk dma ready (ultra dma reads from disk): this is the dma ready for reads from disk. when reading from disk, 82801E c-ich deasserts prdmardy# or srdmardy# to pause burst data transfers. pdiow# /(pdstop) sdiow# /(sdstop) o primary and secondary disk i/o write (pio and non-ultra dma): this is the command to the ide device that it may latch data from the pdd or sdd lines. data is latched by the ide device on the deassertion edge of pdiow# or sdiow#. the ide device is selected either by the ata register file chip selects (pdcs1# or sdcs1#, pdcs3# or sdcs3#) and the pda or sda lines, or the ide dma acknowledge (pddak# or sddak#). primary and secondary disk stop (ultra dma): 82801E c-ich asserts this signal (pdstop, sdstop) to terminate a burst. piordy /(pdrstb /pwdmardy#) siordy /(sdrstb /swdmardy#) i primary and secondary i/o channel ready (pio): this signal keeps the strobe active (pdior# or sdior# on reads, pdiow# or sdiow# on writes) longer than the minimum width. it adds wait states to pio transfers. primary and secondary disk read strobe (ultra dma reads from disk) : when reading from disk, 82801E c-ich latches data on rising and falling edges of this signal from the disk. primary and secondary disk dma ready (ultra dma writes to disk) : when writing to disk, this is deasserted by the disk to pause burst data transfers.
intel ? 82801E c-ich advance information datasheet 41 3.2.7 lpc interface 3.2.8 interrupt interface table 13. lpc interface signals name type description lad[3:0] /fwh[3:0] i/o lpc multiplexed command, address, data: internal pull-ups are provided. lframe# /fwh[4] o lpc frame: lframe# indicates the start of an lpc cycle, or an abort. ldrq[1:0]# i lpc serial dma/master request inputs: these signals are used to request dma or bus master access. typically, they are connected to external super i/o device. an internal pull-up resistor is provided on these signals. table 14. interrupt signals name type description serirq i/o serial interrupt request: this pin implements the serial interrupt protocol. pirq[a:d]# i/od pci interrupt requests: in non-apic mode the pirqx# signals can be routed to interrupts 3:7, 9:12, 14, or 15 as described in the interrupt steering section. each pirqx# line has a separate route control register. in apic mode, these signals are connected to the internal i/o apic in the following fashion: pirq[a]# is connected to irq16, pirq[b]# to irq17, pirq[c]# to irq18, and pirq[d]# to irq19. this frees the isa interrupts. pirq[e:f]# pirq[g]#/gpio[4] pirq[h]#/gpio[5] i/od pci interrupt requests: in non-apic mode the pirqx# signals can be routed to interrupts 3:7, 9:12, 14 or 15 as described in the interrupt steering section. each pirqx# line has a separate route control register. in apic mode, these signals are connected to the internal i/o apic in the following fashion: pirq[e]# is connected to irq20, pirq[f]# to irq21, pirq[g]# to irq22, and pirq[h]# to irq23. this frees the isa interrupts. if not needed for interrupts, pirq[h:g] can be used as gpio. irq[14:15] i interrupt request 14:15: these interrupt inputs are connected to the ide drives. irq14 is used by the drives connected to the primary controller and irq15 is used by the drives connected to the secondary controller. apicclk i apic clock: the apic clock runs at 33.333 mhz. apicd[1:0] i/od apic data: these bidirectional open drain signals are used to send and receive data over the apic bus. as inputs, the data is valid on the rising edge of apicclk. as outputs, new data is driven from the rising edge of the apicclk.
intel ? 82801E c-ich 42 advance information datasheet 3.2.9 usb interface 3.2.10 power signals table 15. usb interface signals name type description usbp0p usbp0n usbp1p usbp1n i/o universal serial bus port 1:0 differential: these differential pairs are used to transmit data/address/command signals for ports 0 and 1. oc[1:0]# i overcurrent indicators: these signals set corresponding bits in the usb controllers to indicate that an overcurrent condition has occurred. table 16. power signals name type description pwrok i power ok: when asserted, pwrok is an indication to the 82801E c-ich that core power and pciclk have been stable for at least 1 ms. pwrok can be driven asynchronously. when pwrok is negated, the 82801E c-ich asserts pcirst#. rsm_pwrok i resume well power ok: when asserted, this signal is an indication to the 82801E c-ich that the resume well power has been stable for at least 10 ms. note: the 82801E c-ich does not use the resume well power ok signal. rsmrst# i resume well reset: rsmrst# is used for resetting the resume power plane logic. note: the 82801E c-ich does not use the resume well reset signal. vrmpwrgd i vrm power good: vrmpwrgd should be connected to be the processors vrm power good.
intel ? 82801E c-ich advance information datasheet 43 3.2.11 processor interface table 17. processor interface signals (sheet 1 of 2) name type description a20m# o mask a20: a20m# goes active based on setting the appropriate bit in the port 92h register, or based on the a20gate signal. speed strap: during the reset sequence, 82801E c-ich drives a20m# high if the corresponding bit is set in the freq_strp register. cpuslp# o processor sleep: this signal puts the processor into a state that saves substantial power compared to stop-grant state. however, during that time, no snoops occur. the 82801E c-ich can optionally assert the cpuslp# signal when going to the s1 state. note: the 82801E c-ich does not support sleep states. this signal must be pulled up through an 8.2 k w resistor to 3.3 v. ferr# i numeric coprocessor error: this signal is tied to the coprocessor error signal on the processor. ferr# is only used if the 82801E c-ich coprocessor error reporting function is enabled in the general control register (device 31:function 0, offset d0, bit 13). if ferr# is asserted, the 82801E c-ich generates an internal irq13 to its interrupt controller unit. it is also used to gate the ignne# signal to ensure that ignne# is not asserted to the processor unless ferr# is active. ferr# requires an external weak pull-up to ensure a high level when the coprocessor error function is disabled. ignne# o ignore numeric error: this signal is connected to the ignore error pin on the processor. ignne# is only used if the 82801E c-ich coprocessor error reporting function is enabled in the general control register (device 31:function 0, offset d0, bit 13). if ferr# is active, indicating a coprocessor error, a write to the coprocessor error register (f0h) causes the ignne# to be asserted. ignne# remains asserted until ferr# is negated. if ferr# is not asserted when the coprocessor error register is written, the ignne# signal is not asserted. speed strap: during the reset sequence, 82801E c-ich drives ignne# high if the corresponding bit is set in the freq_strp register. init# o initialization: init# is asserted by the 82801E c-ich for 16 pci clocks to reset the processor. 82801E c-ich can be configured to support processor bist. in that case, init# will be active when pcirst# is active. intr o processor interrupt: intr is asserted by the 82801E c-ich to signal the processor that an interrupt request is pending and needs to be serviced. it is an asynchronous output and normally driven low. speed strap: during the reset sequence, 82801E c-ich drives intr high if the corresponding bit is set in the freq_strp register. nmi o non-maskable interrupt: nmi is used to force a non-maskable interrupt to the processor. the 82801E c-ich can generate an nmi when either serr# or iochk# is asserted. the processor detects an nmi when it detects a rising edge on nmi. nmi is reset by setting the corresponding nmi source enable/disable bit in the nmi status and control register. speed strap: during the reset sequence, 82801E c-ich drives nmi high if the corresponding bit is set in the freq_strp register. smi# o system management interrupt: smi# is an active low output synchronous to pciclk. it is asserted by the 82801E c-ich in response to one of many enabled hardware or software events. stpclk# o stop clock request: stpclk# is an active low output synchronous to pciclk. it is asserted by the 82801E c-ich in response to one of many hardware or software events. when the processor samples stpclk# asserted, it responds by stopping its internal clock.
intel ? 82801E c-ich 44 advance information datasheet 3.2.12 smbus interface 3.2.13 system management interface 3.2.14 real time clock interface rcin# i keyboard controller reset processor: the keyboard controller can generate init# to the processor. this saves the external or gate with the 82801E c-ichs other sources of init#. when the 82801E c-ich detects the assertion of this signal, init# is generated for 16 pci clocks. a20gate i a20 gate: this signal is from the keyboard controller. it acts as an alternative method to force the a20m# signal active. a20gate saves the external or gate needed with various other pcisets. cpupwrgd od processor power good: this signal should be connected to the processors pwrgood input. this is an open-drain output signal (external pull-up resistor required) that represents a logical and of the 82801E c-ichs pwrok and vrmpwrgd signals. table 18. smbus interface signals name type description smbdata i/od smbus data: external pull-up is required. smbclk i/od smbus clock: external pull-up is required. smbalert# /gpio[11] i smbus alert: this signal is used to wake the system or generate an smi#. if not used for smbalert#, it can be used as a gpi. table 19. system management interface signals name type description intruder# i intruder detect: this signal can be set to disable system if box detected open. this signals status is readable, so it can be used like a gpi if the intruder detection is not needed. smlink[1:0] i/od system management link: these signals are an smbus link to an optional external system management asic or lan controller. external pull-ups are required. note: smlink[0] corresponds to an smbus clock signal and smlink[1] corresponds to an smbus data signal. table 20. real time clock interface name type description rtcx1 special crystal input 1: this signal is connected to the 32.768 khz crystal. if no external crystal is used, then rtcx1 can be driven with the desired clock rate. rtcx2 special crystal input 2: this signal is connected to the 32.768 khz crystal. if no external crystal is used, then rtcx2 should be left floating. table 17. processor interface signals (sheet 2 of 2) name type description
intel ? 82801E c-ich advance information datasheet 45 3.2.15 other clocks 3.2.16 universal asynchronous receive and transmit (uart 0,1) table 21. other clocks name type description clk14 i oscillator clock: clk14 is used for 8254 timers and runs at 14.31818 mhz. clk48 i 48 mhz clock: clk48 is used to for the usb controller and runs at 48 mhz. clk66 (hlclk) i 66 mhz clock (hlclk): clk66 is used for the hub interface and runs at 66 mhz. table 22. universal asynchronous receive and transmit (uart 0, 1) (sheet 1 of 2) signal name type description uart_clk i input clock to the siu. this clock is passed to the baud clock generation logic of each uart in the siu. siu0_cts# siu1_cts# i clear to send: active low, this pin indicates that data can be exchanged between cich and external interface. these pins have no effect on the transmitter. note: these pins could be used as modem status inputs whose condition can be tested by the processor by reading bit 4 (cts) of the modem status register (msr). bit 4 is the complement of the cts# signal. bit 0 (dcts) of the msr indicates whether the cts# input has changed state since the previous reading of the msr. when the cts bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_dcd# siu1_dcd# i data carrier detect for uart0 and uart1: active low, this pin indicates that data carrier has been detected by the external agent. note: these pins are modem status inputs whose condition can be tested by the processor by reading bit 7 (dcd) of the modem status register (msr). bit 7 is the complement of the dcd# signal. bit 3 (ddcd) of the msr indicates whether the dcd# input has changed state since the previous reading of the msr. when the dcd bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_dsr# siu1_dsr# i data set ready for uart0 and uart1: active low, this pin indicates that the external agent is ready to communicate with 82801E c-ich uarts. these pins have no effect on the transmitter. note: these pins could be used as modem status input whose condition can be tested by the processor by reading bit 5 (dsr) of the modem status register. bit 5 is the complement of the dsr# signal. bit 1 (ddsr) of the modem status register (msr) indicates whether the dsr# input has changed state since the previous reading of the msr. when the dsr bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_dtr# siu1_dtr# o data terminal ready for uart0 and uart1: when low these pins informs the modem or data set that 82801E c-ich uart0 and uart1 are ready to establish a communication link. the dtr#x(x=0,1) output signals can be set to an active low by programming the dtrx (x-0,1) (bit0) of the modem control register to a logic 1. a reset operation sets this signal to its inactive state (logic 1). loop mode operation holds this signal in its inactive state.
intel ? 82801E c-ich 46 advance information datasheet 3.2.17 siu lpc interface siu0_ri# siu1_ri# i ring indicator for uart0 and uart1: active low, this pin indicates that a telephone ringing signal has been received by the external agent. note: these pins are modem status input whose condition can be tested by the processor by reading bit 6 (ri) of the modem status register (msr). bit 6 is the complement of the ri# signal. bit 2 (teri) of the msr indicates whether the dcd# input has changed state since the previous reading of the msr. when the ri bit of the msr changes state an interrupt is generated if the modem status interrupt is enabled. siu0_rts# siu1_rts# o request to send for uart0 and uart1: when low these pins informs the modem or data set that 82801E c-ich uart0 and uart1 are ready to establish a communication link. the rts#x(x=0,1) output signals can be set to an active low by programming the rtsx (x-0,1) (bit1) of the modem control register to a logic 1. a reset operation sets this signal to its inactive state (logic 1). loop mode operation holds this signal in its inactive state. siu0_rxd siu1_rxd i serial inputs for uart0 and uart1: serial data input from device pin to the receive port. siu0_txd siu1_txd o serial output for uart0 and uart1: serial data output to the communication peripheral/modem or data set. upon reset, the txd pins will be set to marking condition (logic 1 state). table 23. siu interface signal name type description siu_lad[3:0] i/o siu lpc multiplexed command, address, data : internal pull-ups are provided. siu_lclk i siu lpc clock input to siu : 33 mhz lpc clock. siu_ldrq# o siu lpc serial dma/master request output : used by siu devices to indicate a dma request. note: these signals have weak internal pull-up resistors to avoid external glue. siu_lframe# i siu lpc frame : indicates the start of an lpc cycle, or an abort. siu_reset# i siu reset : this signal should be tied to pci reset. siu_serirq i/o siu serial irq input : this pin receives the serial interrupt protocol from external devices. pull up if unused. table 22. universal asynchronous receive and transmit (uart 0, 1) (sheet 2 of 2) signal name type description
intel ? 82801E c-ich advance information datasheet 47 3.2.18 miscellaneous signals 3.2.19 general purpose i/o table 24. miscellaneous signals name type description hl[11] i no pull-up required. use a no-stuff or a test point for nand tree testing. rtcrst# i rtc reset: when asserted, this signal resets register bits in the rtc well and sets the rtc_pwr_sts bit (bit 2 in gen_pmcon3 register). this signal is also used to enter the test modes documented in test signals on page 49. note: clearing cmos in an 82801E c-ich-based platform can be done by using a jumper on rtcrst# or gpi, or using safemode strap. implementations should not attempt to clear cmos by using a jumper to pull vccrtc low. spkr o speaker: the spkr signal is the output of counter 2 and is internally anded with port 61h bit 1 to provide speaker data enable. this signal drives an external speaker driver device, which in turn drives the system speaker. upon pcirst#, its output state is 1. note: spkr is sampled at the rising edge of pwrok as a functional strap. see functional straps on page 49for more details. tp0 i test point 0: this signal must have an external pull-up to vcc3_3. thrm# i thermal alarm: thrm# is an active low signal generated by external hardware to start the hardware clock throttling mode. this signal can also generate an smi# or an sci. ri# i ring indicate: from the modem interface. this signal can be enabled as a wake event; this is preserved across power failures. reserved1 reserved2 this signal must have an external pull up to vcc3_3. susclk o suspend clock: this signal is an output of the rtc generator circuit and is used by other chips for the refresh clock. tp1 i test point 1: route to a test point with option to jumper to vcc1_8. used for nand tree testing. otherwise jumper to vcc1_8. tp2 i test point 2: route to a test point with option to jumper to v ss . used for nand tree testing. otherwise jumper to v ss . tp3 i test point 3: route to a test point with option to jumper to v ss . used for nand tree testing. otherwise jumper to v ss . table 25. general purpose i/o signals (sheet 1 of 2) name type description gpio[31:29] o not implemented. gpio[28:27] i/o can be input or output. main power well. unmuxed. gpio[26] i/o not implemented. gpio[25] i/o can be input or output. main power well. not muxed. gpio[24] i/o can be input or output. main power well. gpio[23] o fixed as output only. main power well. gpio[22] od fixed as output only. main power well. open-drain output.
intel ? 82801E c-ich 48 advance information datasheet 3.2.20 power and ground gpio[21] o fixed as output only. main power well. gpio[20:18] o fixed as output only. main power well. gpio[17:16] o fixed as output only. main power well. can instead be used for pc/pci gnt[a:b]#. gpio[17] can also alternatively be used for pci gnt[5]#. integrated pull-up resistor. gpio[15:14] i not implemented. gpio[13:12] i fixed as input only. main power well. not muxed. gpio[11] i fixed as input only. main power well. can instead be used for smbalert#. gpio[10:9] i not implemented. gpio[8] i fixed as input only. main power well. not muxed. gpio[7] i fixed as input only. main power well. not muxed. gpio[6] i fixed as input only. main power well. gpio[5:4] i fixed as input only. main power well. can be used instead as pirq[g:h]#. gpio[3:2] reserved. gpio[1:0] i fixed as input only. main power well. can instead be used for pc/pci req[a:b]#. gpio[1] can also alternatively be used for pci req[5]#. table 26. power and ground signals name description hubref 0.9 v reference for the hub interface. v5ref reference for 5 v tolerance on core well inputs. vbias rtc well bias voltage. the dc reference voltage applied to this pin sets a current that is mirrored throughout the oscillator and buffer circuitry. see external rtc circuitry on page 50. vcc1_8 1.8 v supply for core well logic. vcc3_3 3.3 v supply for core well i/o buffers. vccrtc 3.3 v (can drop to 2.0 v min. in g3 state) supply for the rtc well. this power is not expected to be shut off unless the rtc battery is removed or completely drained. note: implementations should not attempt to clear cmos by using a jumper to pull vccrtc low. clearing cmos in an 82801E c-ich-based platform can be done by using a jumper on rtcrst# or gpi, or using safemode strap. v_cpu_io powered by the same supply as the processor i/o voltage. this supply is used to drive the processor interface outputs. vss ground. table 25. general purpose i/o signals (sheet 2 of 2) name type description
intel ? 82801E c-ich advance information datasheet 49 3.3 pin straps 3.3.1 functional straps the following signals are used for static configuration. they are sampled at the rising edge of pwrok to select configurations and then revert later to their normal usage. to invoke the associated mode, the signal should be driven at least four pci clocks prior to the time it is sampled. 3.3.2 test signals 3.3.2.1 test mode selection when pwrok is active (high), driving rtcrst# low for a number of pci clocks (33 mhz) will activate a particular test mode as specified in table 28. note: rtcrst# may be driven low any time after pcirst is inactive. refer to testability on page 77 for a detailed description of the 82801E c-ich test modes. table 27. functional strap definitions signal usage when sampled comment ee0_dout, ee1_dout reserved system designers should include a placeholder for a pull-down resistor on ee n _dout but do not populate the resistor . gnt[a]# top-swap override rising edge of pwrok the signal has a weak internal pull-up. if the signal is sampled low, the system is strapped to the top-swap mode (82801E c-ich will invert a16 for all cycles targeting fwh bios space). the status of this strap is readable via the top-swap bit (bit 13, d31: f0, offset d4h). note that software will not be able to clear the top-swap bit until the system is rebooted without gnt[a]# being pulled down. hlcomp enhanced hub interface mode during pcirst# assertion if this signal is sampled high (via an external pull-up to vcc1_8), the normal hub interface buffer mode will be selected. if this signal is sampled low (via an external pull-down), the enhanced hub interface buffer mode will be selected. see the specific platform design guide for resistor values and routing guidelines for each hub interface mode. spkr no reboot rising edge of pwrok the signal has a weak internal pull-up. if the signal is sampled low, the system is strapped to the no reboot mode (82801E c-ich will disable the tco timer system reboot feature). the status of this strap is readable via the no_reboot bit (bit 1, d31: f0, offset d4h). table 28. test mode selection number of pci clocks rtcrst# driven low after pwrok active test mode <4 no test mode selected 4 xor chain 1 5 xor chain 2 6 xor chain 3 7 xor chain 4
intel ? 82801E c-ich 50 advance information datasheet 3.3.2.2 test straps ? the 82801E c-ich s tp[0] (test point) signal must be pulled to vcc3_3 with an external pull-up resistor. ? the 82801E c-ich s tp[1] must be routed to a test point with an option to jumper to vcc1_8. this test point is used for nand tree testing. otherwise jumper to vcc1_8. ? the 82801E c-ich s tp[2] must be routed to a test point with an option to jumper to v ss . this test point is used for nand tree testing. otherwise jumper to v ss . ? the 82801E c-ich s tp[3] must be routed to a test point with an option to jumper to v ss . this test point is used for nand tree testing. otherwise jumper to v ss . 3.3.3 external rtc circuitry to reduce rtc well power consumption, the 82801E c-ich implements an internal oscillator circuit that is sensitive to step voltage changes in vccrtc and vbias. figure 7 shows a schematic diagram of the circuitry required to condition these voltages to ensure correct operation of the 82801E c-ich rtc. 8 all z 9C24 reserved. do not attempt >24 no test mode selected table 28. test mode selection number of pci clocks rtcrst# driven low after pwrok active test mode figure 7. required external rtc circuit c3 12.5 pf 3.3v vccsus 1 k w vbatt 1 k w c1 0.047 uf 32768 hz xtal r1 10 m w r2 10 m w c2 12.5 pf 1 m f vccrtc rtcx2 rtcx1 vbias vssrtc note: capacitor c2 and c3 values are crystal-dependent.
intel ? 82801E c-ich advance information datasheet 51 3.3.4 v5ref/vcc3_3 sequencing requirements v5ref is the reference voltage for 5 v tolerance on inputs to the 82801E c-ich. v5ref must power up before or simultaneous to vcc3_3, and must power down after or simultaneous to vcc3_3. refer to figure 8 for an example circuit schematic that may be used to ensure proper v5ref sequencing. 3.4 power planes and pin states 3.4.1 power planes figure 8. example v5ref sequencing circuit table 29. 82801E c-ich power planes plane description main i/o (3.3 v) vcc3_3: powered by the main power supply. main logic (1.8 v) vcc1_8: powered by the main power supply. processor interface (1.3 ~ 2.5 v) v_cpu_io: powered by the main power supply via processor voltage regulator. rtc vccrtc: when other power is available (from the main supply), external diode coupling will provide power to reduce the drain on the rtc battery. assumed to operate from 3.3 v down to 2.0 v. vcc supply (3.3v) 5v supply 1k 1 uf 5vref to system to system schottky diode
intel ? 82801E c-ich 52 advance information datasheet 3.4.2 integrated pull-ups and pull-downs notes: 1. simulation data shows that these resistor values can range from 18 k w to 42 k w . 2. simulation data shows that these resistor values can range from 6 k w to 14 k w . 3. simulation data shows that these resistor values can range from 4.3 k w to 20 k w . 4. the pull-up or pull-down on this signal is only enabled at boot/reset for strapping function. 3.4.3 ide integrated series termination resistors table 31 shows the 82801E c-ich ide signals that have integrated series termination resistors. note: simulation data indicates that the integrated series termination resistors are a nominal 33 w but can range from 31 w to 43 w . table 30. integrated pull-up and pull-down resistors signal resistor type nominal value notes ee0_din, ee1_din pull-up 24 k w 1 ee0_dout, ee1_dout pull-up 24 k w 1 gnt[a:b]#/gnt[5]#/gpio[17:16] pull-up 24 k w 1 lad[3:0]#/fwh[3:0]# pull-up 24 k w 1 ldrq[1:0] pull-up 24 k w 1 spkr pull-up 24 k w 1, 4 lan0_rxd[2:0], lan1_rxd[2:0] pull-up 9 k w 2 pdd[7]/sdd[7] pull-down 5.9 k w 3 pddreq/sddreq pull-down 5.9 k w 3 table 31. ide series termination resistors signal integrated series termination resistor value pdd[15:0], sdd[15:0], pdiow#, sdiow#, pdior#, pdiow#, pdreq, sdreq, pddack#, sddack#, piordy, siordy, pda[2:0], sda[2:0], pdcs1#, sdcs1#, pdcs3#, sdcs3#, irq14, irq15 approximately 33 w (see note)
intel ? 82801E c-ich advance information datasheet 53 3.4.4 output and i/o signals planes and states table 32 shows the power plane associated with the output and i/o signals, as well as the state at various times. within the table, the following terms are used: high-z tri-state. 82801E c-ich not driving the signal high or low. high the 82801E c-ich is driving the signal to a logic 1. low the 82801E c-ich is driving the signal to a logic 0. defined the signal is driven to a level that is defined by the function (will be high or low). undefined the 82801E c-ich is driving the signal, but the value is indeterminate. running the clock is toggling or signal is transitioning because function not stopping. off the power plane is off; the 82801E c-ich is not driving. table 32. power plane and states for output and i/o signals (sheet 1 of 3) signal name power plane reset signal during reset immediately after reset pci bus ad[31:0] main i/o pcirst# high-z undefined c/be#[3:0] main i/o pcirst# high-z undefined devsel# main i/o pcirst# high-z high-z frame# main i/o pcirst# high-z high-z gnt[3:0]#, gnt[5]# main i/o pcirst# high high gnt[a:b]# main i/o pcirst# high-z high irdy#, trdy# main i/o pcirst# high-z high-z par main i/o pcirst# high-z undefined pcirst# main i/o rsmrst# low high perr# main i/o pcirst# high-z high-z plock# main i/o pcirst# high-z high-z stop# main i/o pcirst# high-z high-z lpc interface lad[3:0] main i/o pcirst# high high lframe# main i/o pcirst# high high lan connect and eeprom interface ee0_cs, ee1_cs lan i/o rsm_pwrok low running notes: 1. the 82801E c-ich sets these signals at reset for processor frequency strap. 2. i gpio[18] will toggle at a frequency of approximately 1 hz when the 82801E c-ich comes out of reset 3. cpupwrgd is an open-drain output that represents a logical and of the vrmpwrgd and pwrok signals and, thus, are driven low by 82801E c-ich when either vrmpwrgd or pwrok are inactive. during boot, or during a hard reset with power cycling, cpupwrgd will be expected to transition from low to high-z. 4. gpio[24:25, 27:28]: these signals remain tri-stated for up to 110 ms after rsmrst# deassertion. at this point, they will be driven to their default (high) state.
intel ? 82801E c-ich 54 advance information datasheet ee0_dout, ee1_dout lan i/o rsm_pwrok high running ee0_shclk, ee1_shclk lan i/o rsm_pwrok low running lan0_rstsync, lan1_rstsync lan i/o rsm_pwrok high defined lan0_txd[2:0], lan1_txd[2:0] lan i/o rsm_pwrok low defined ide interface pda[2:0], sda[2:0] main i/o pcirst# low undefined pdcs1#, pdcs3# main i/o pcirst# high high pdd[15:0], sdd[15:0] main i/o pcirst# high-z high-z pddack#, sddack# main i/o pcirst# high high pdior#, pdiow# main i/o pcirst# high high sdcs1#, sdcs3# main i/o pcirst# high high sdior#, sdiow# main i/o pcirst# high high interrupts pirq[a:h]# main i/o pcirst# high-z high-z serirq main i/o pcirst# high-z high-z apicd[1:0] main i/o pcirst# high-z high-z usb interface usbp0p, usbp0n, usbp1p, usbp1n main i/o rsmrst# high-z high-z processor interface a20m# cpu i/o pcirst# see note 1 high cpupwrgd main i/o pcirst# see note 3 high-z cpuslp# cpu i/o pcirst# high high ignne# cpu i/o pcirst# see note 1 high init# cpu i/o pcirst# high high intr cpu i/o pcirst# see note 1 low nmi cpu i/o pcirst# see note 1 low smi# cpu i/o pcirst# high high table 32. power plane and states for output and i/o signals (sheet 2 of 3) signal name power plane reset signal during reset immediately after reset notes: 1. the 82801E c-ich sets these signals at reset for processor frequency strap. 2. i gpio[18] will toggle at a frequency of approximately 1 hz when the 82801E c-ich comes out of reset 3. cpupwrgd is an open-drain output that represents a logical and of the vrmpwrgd and pwrok signals and, thus, are driven low by 82801E c-ich when either vrmpwrgd or pwrok are inactive. during boot, or during a hard reset with power cycling, cpupwrgd will be expected to transition from low to high-z. 4. gpio[24:25, 27:28]: these signals remain tri-stated for up to 110 ms after rsmrst# deassertion. at this point, they will be driven to their default (high) state.
intel ? 82801E c-ich advance information datasheet 55 3.4.5 power planes for input signals table 33 shows the power plane associated with each input signal, as well as what device drives the signal at various times. valid states include: ? high ? low ? static: will be high or low, but will not change ? driven: will be high or low, and is allowed to change ? running: for input clocks stpclk# cpu i/o pcirst# high high smbus interface smbclk, smbdata main i/o rsmrst# high-z high-z system management interface smlink[1:0] main i/o rsmrst# high-z high-z miscellaneous signals spkr main i/o pcirst# high-z with internal pull-up low susclk main i/o rsmrst# running unmuxed gpio signals gpio[18] main i/o pcirst# high see note 2 gpio[19:20] main i/o pcirst# high high gpio[21] main i/o pcirst# high high gpio[22] main i/o pcirst# high-z high-z gpio[23] main i/o pcirst# low low gpio[24] main i/o rsmrst# high-z high gpio[25] main i/o rsmrst# high-z high gpio[27:28] main i/o rsmrst# high-z high table 32. power plane and states for output and i/o signals (sheet 3 of 3) signal name power plane reset signal during reset immediately after reset notes: 1. the 82801E c-ich sets these signals at reset for processor frequency strap. 2. i gpio[18] will toggle at a frequency of approximately 1 hz when the 82801E c-ich comes out of reset 3. cpupwrgd is an open-drain output that represents a logical and of the vrmpwrgd and pwrok signals and, thus, are driven low by 82801E c-ich when either vrmpwrgd or pwrok are inactive. during boot, or during a hard reset with power cycling, cpupwrgd will be expected to transition from low to high-z. 4. gpio[24:25, 27:28]: these signals remain tri-stated for up to 110 ms after rsmrst# deassertion. at this point, they will be driven to their default (high) state.
intel ? 82801E c-ich 56 advance information datasheet table 33. power plane for input signals signal name power well driver during reset a20gate main i/o external microcontroller apicclk main i/o clock generator clk14 main i/o clock generator clk48 main i/o clock generator clk66 main logic clock generator ee0_din, ee1_din lan i/o eeprom component ferr# main i/o cpu intruder# rtc external switch irq[15:14] main i/o ide lan0_clk, lan1_clk lan i/o lan connect component rsm_pwrok main i/o external rc circuit lan0_rxd[2:0], lan1_rxd[2:0] lan i/o lan connect component ldrq[0]# main i/o lpc devices ldrq[1]# main i/o lpc devices oc[1:0]# main i/o external pull-ups pciclk main i/o clock generator pddreq main i/o ide device piordy main i/o ide device pwrok main i/o system power supply rcin# main i/o external microcontroller req[3:0]#, req[5]# main i/o pci master req[b:a]# main i/o pc/pci devices ri# main i/o serial port buffer rsmrst# rtc external rc circuit rtcrst# rtc external rc circuit sddreq main i/o ide drive serr# main i/o pci bus peripherals siordy main i/o ide drive smbalert# main i/o external pull-up thrm# main i/o thermal sensor vrmpwrgd main i/o cpu voltage regulator
intel ? 82801E c-ich advance information datasheet 57 4.0 electrical characteristics note: this document contains information on products in the sampling and initial production phases of development. the specifications are subject to change without notice. verify with your local intel sales office that you have the latest datasheet before finalizing a design. 4.1 absolute maximum ratings note: a non-condensing environment is required to maintain rtc accuracy. warning: stressing the device beyond the absolute maximum ratings may cause permanent damage. these are stress ratings only. see section 4.2 for the functional operating range of the 82801E c-ich. 4.2 functional operating range all of the ac and dc characteristics specified in this document assume that the 82801E c-ich component is operating within the functional operating range given in this section. operation outside of the functional operating range is not recommended, and extended exposure outside of the functional operating range may affect component reliability. table 34. absolute maximum ratings case temperature under bias 0o c to +109o c storage temperature -55o c to +150o c voltage on any 3.3 v pin with respect to ground -0.5 to vcc + 0.3 v voltage on any 5 v tolerant pin with respect to ground (v ref =5 v) -0.5 to v ref + 0.3 v 1.8 v supply voltage with respect to vss -0.5 to +2.7v 3.3 v supply voltage with respect to vss -0.5 to +4.6 v 5.0 v supply voltage (vref) with respect to vss -0.5 to +5.5 v maximum power dissipation 2.0 w table 35. functional operating range case temperature under bias 0o c to +109o c 1.8 v supply voltage (vcc1_8) with respect to vss 1.7 v to 1.9 v 3.3 v supply voltage (vcc3_3) with respect to vss 3.102 v to 3.498 v 5 v supply voltage (v5ref) with respect to vss 4.75 v to 5.25 v
intel ? 82801E c-ich 58 advance information datasheet 4.3 dc characteristics table 36. 82801E c-ich power consumption measurements power plane maximum sustain supply current i cc (max) 1.8 v core 300 ma 3.3 v i/o 410 ma 1.8 v lan 30 ma 3.3 v lan (lan+lan connect component) 186 ma table 37. dc characteristic input signal association symbol associated signals v ih1 /v il1 (5 v tolerant) pci signals: ad[31:0], c/be[3:0]#, devsel#, frame#, irdy#, trdy#, stop#, par, perr#, plock#, serr#, req[4:0]# pc/pci signals: req[a]#/gpio[0], reqb[#]/req[5]#/gpio[1] ide signals: pdd[15:0], sdd[15:0], pddreq, piordy, sddreq, siordy interrupt signals: irq[15:14], serirq, pirq[d:a]#, pirq[h]#, pirq[f:g]#/gpio[4:3], pirq[e]# legacy signals: rcin#, a20gate usb signals: oc[1:0]# gpio signals: gpio[7:6, 4:3, 1:0] v ih2 /v il2 clock signals: clk66, clk48, clk14, lan_clk, pciclk v ih3 /v il3 lpc/fwh signals: ldrq[1:0]#, lad[3:0]/fwh[3:0] . system management signals: smbalert#/gpio[11] eeprom signals: ee_din power management signals: pme#, pwrbtn#, ri#, rsm_pwrok, rtcrst#, thrm#, vrmpwrgd gpio signals: gpio[25:24, 13:12, 8] v ih4 /v il4 clock signals: apicclk v ih5 /v il5 smbus signals: smbclk, smbdata system management signals: intruder#, smlink[1:0] power management signals: rsmrst#, pwrok, gpio signals: gpio[28:27] v il6 /v ih6 lan signals: lan0_rxd[2:0], lan1_rxd[2:0] v il7 /v ih7 processor signals: ferr#, apicd[1:0] v il8 /v ih8 hub interface signals: hl[11:0], hl_stb#, hl_stb v di /v cm /v se usb signals: usbp0p, usbp0n, usbp1p, usbp1n v il9 /v ih9 rtcx1
intel ? 82801E c-ich advance information datasheet 59 table 38. dc input characteristics symbol parameter min. max unit notes v il1 input low voltage -0.5 0.8 v v ih1 input high voltage 2.0 v5ref + 0.5 v v il2 input low voltage -0.5 0.8 v v ih2 input high voltage 2.0 vcc3_3 + 0.5 v v il3 input low voltage -0.5 0.3vcc3_3 v v ih3 input high voltage 0.5 vcc3_3 vcc3_3 + 0.5 v v il4 input low voltage -0.5 0.7 v v ih4 input high voltage 1.7 2.625 v v il5 input low voltage -0.5 0.6 v v ih5 input high voltage 2.1 vcc3_3 + 0.5 v v il6 input low voltage -0.5 0.3vcc3_3 v v ih6 input high voltage 0.6 vcc3_3 vcc3_3 + 0.5 v v il7 input low voltage -0.5 0.6 v v ih7 input high voltage 1.2 vcc3_3 + 0.5 v v il8 input low voltage -0.5 hubref - 0.15 v normal mode hubref - 0.20 enhanced mode v ih8 input high voltage hubref + 0.15 vcc1_8 + 0.5 v normal mode hubref + 0.20 enhanced mode v di differential input sensitivity 0.2 v note 1 v cm differential common mode range 0.8 2.5 v note 2 v se single-ended receiver threshold 0.8 2.0 v v il9 input low voltage -0.5 0.10 v v ih9 input high voltage 0.40 2.0 v notes: 1. v di = | usbpx[p] - usbpx[n] | 2. includes v di range. table 39. dc characteristic output signal association (sheet 1 of 2) symbol associated signals v oh1 /v ol1 ide signals: pdd[15:0], sdd[15:0], pdiow#/pdstop, sdiow#/sdstop, pdior#/pdwstb/prdmardy#, sdior#/stwstb/srdmardy#, pddack#, sddack#, pda[2:0], sda[2:0], pdcs[3,1]#, sdcs[3,1]# v oh2 /v ol2 processor signals: a20m#, cpupwrgd, cpuslp#, ignne#, init#, intr, nmi, smi#, stpclk# v oh3 /v ol3 pci signals: ad[31:0], c/be[3:0]#, pcirst#, gnt[5, 3:0]#, par, devsel#, perr#, plock#, stop#, trdy#, irdy#, frame#, serr# interrupt signals: serirq, pirq[a:f]#, pirq[g:h]#/gpio[5:4]
intel ? 82801E c-ich 60 advance information datasheet v oh4 /v ol4 pci signals: gnt[5]#/gnt[b]#/gpio[17], gnt[a]#/gpio[16] lpc/fwh signals: lad[3:0]/fwh[3:0], lframe#/fwh[4] lan signals: lan0_rstsync, lan1_rstsync, lan0_txd[2:0], lan1_txd[2:0] gpio signals: gpio[21] v ol5 /v oh5 smbus signals: smbclk, smbdata system management signals: smlink[1:0] interrupt signals: apicd[1:0] v ol6 /v oh6 eeprom signals: ee0_cs, ee1_cs, ee0_dout, ee1_dout, ee0_shclk, ee1_shclk other signals: spkr gpio signals: gpio[28:27, 25:22, 20:18] v ol7 /v oh7 usb signals: usbp0p, usbp0n, usbp1p, usbp1n v ol8 /v oh8 hub signals: hl[11:0], hl_stb#, hl_stb table 40. dc output characteristics symbol parameter min. max unit i ol / i oh notes v ol1 output low voltage 0.5 v 4ma v oh1 output high voltage 2.4 v -0.4 ma v ol2 output low voltage 0.4 v 4.0 ma v oh2 output high voltage v_cpu_io C 0.13v v -0.5 ma note 1 v ol3 output low voltage 0.55 v 6 ma v oh3 output high voltage 2.4 v -2 ma note 1 v ol4 output low voltage 0.1 vcc v 1.5 ma v oh4 output high voltage 0.9 vcc v -0.5 ma note 1 v ol5 output low voltage 0.4 v 3.0 ma v oh5 output high voltage n/a v note 1 v ol6 output low voltage 0.4 v 4.0 ma v oh6 output high voltage vcc3_3 - 0.5 v -2.0 ma note 1 v ol7 output low voltage 0.4 v 5ma v oh7 output high voltage vcc - 0.5 v -2 ma v ol8 output low voltage 0.1 (vcc1_8) v 1 ma normal mode 0.8 v 20 ma enhanced mode v oh8 output high voltage 0.9 (vcc1_8) v -1 ma normal mode 1.6 v -1.5 ma enhanced mode notes: 1. the cpupwrgd, serr#, pirq[a:h], gpio22/cpuperf, apic[1:0], smbdata, smbclk and smlink[1:0] signals have an open drain driver, and the voh specification does not apply. these signals must have external pull-up resistors. table 39. dc characteristic output signal association (sheet 2 of 2) symbol associated signals
intel ? 82801E c-ich advance information datasheet 61 table 41. other dc characteristics symbol parameter min. max unit notes v5ref ich2 core well reference voltage 4.75 5.25 v vcc3_3 i/o buffer voltage 3.102 3.498 v vcc1_8 internal logic voltage 1.7 1.9 v hubref hub interface reference voltage 0.48 (vcc1.8) 0.52 (vcc1.8) v normal mode 0.64 (vcc1.8) 0.70 (vcc1.8) v enhanced mode vcc(rtc) battery voltage 2.0 3.6 v v it+ hysteresis input rising threshold 1.9 v applied to usbp[1:0][p:n] v it- hysteresis input falling threshold 1.3 v applied to usbp[1:0]p:n] v di differential input sensitivity 0.2 v |(usbpx+,usbpx-)| v cm differential common mode range 0.8 2.5 v includes v di v crs output signal crossover voltage 1.3 2.0 v v se single ended rcvr threshold 0.8 2.0 v i li1 input leakage current -1.0 +1.0 a i li2 hi-z state data line leakage -10 +10 a (0 v< v in < 3.3v) i li3 input leakage current - clock signals -100 +100 a see note c in input capacitance - hub interface input capacitance - all other 8 12 pf f c = 1 mhz c out output capacitance 12 pf f c = 1 mhz c i/o i/o capacitance 12 pf f c = 1 mhz c l crystal load capacitance pf 2.5 C 6 pf typical notes: 1. includes apicclk, clk14, clk48, clk66, lan_clk and pciclk
intel ? 82801E c-ich 62 advance information datasheet 4.4 ac characteristics table 42. clock timings (sheet 1 of 2) sym parameter min max unit notes figure pci clock (pciclk) t1 period 30 33.3 ns 9 t2 high time 12 ns 9 t3 low time 12 ns 9 t4 rise time 3 ns 9 t5 fall time 3 ns 9 oscillator clock (osc) t6 period 67 70 ns 9 t7 high time 20 9 t8 low time 20 ns 9 usb clock (usbclk) f clk48 operating frequency 48 mhz t9 frequency tolerance 500 ppm 1 t10 high time 7 ns 9 t11 low time 7 ns 9 t12 rise time 1.2 ns 9 t13 fall time 1.2 ns 9 suspend clock (susclk) f susclk operating frequency 32 khz 4 t14 high time 10 s 4 9 t15 low time 10 s 4 9 smbus clock (smbclk) f smb operating frequency 10 16 khz t18 high time 4.0 50 s 2 24 t19 low time 4.7 s 24 t20 rise time 1000 ns 24 t21 fall time 300 ns 24 i/o apic clock (apicclk) f ioap operating frequency 14.32 33.33 mhz notes: 1. the usbclk is a 48 mhz that expects a 40/60% duty cycle. the source of this ppm is external to this component. 2. the maximum high time (t18 max) provide a simple guaranteed method for devices to detect bus idle conditions. 3. this specification includes pin-to-pin skew from the clock generator as well as board skew. 4. susclk duty cycle can range from 30% minimum to 70% maximum.
intel ? 82801E c-ich advance information datasheet 63 t22 high time 12 36 ns 9 t23 low time 12 36 ns 9 t24 rise time 1.0 5.0 ns 9 t25 fall time 1.0 5.0 ns 9 hub interface clock f hl operating frequency 66 t31 high time 6.0 ns 9 t32 low time 6.0 ns 9 t33 rise time 0.25 1.2 ns 9 t34 fall time 0.25 1.2 ns 9 t35 clk66 leads pciclk 1.0 4.5 3 table 43. clock timings - uart_clk sym parameter min max units notes fig t1a operating frequency 14.7456 48 mhz t9a frequency tolerance 2500 ppm t10a high time 7 ns 9 t11a low time 7 ns 9 t12a rise time 3 ns 9 t155a fall time 3 ns 9 table 44. pci interface timing (sheet 1 of 2) sym parameter min max units notes figure t40 ad[31:0] valid delay 2 11 ns min: 0pf max: 50pf 10 t41 ad[31:0] setup time to pciclk rising 7 ns 11 t42 ad[31:0] hold time from pciclk rising 0 ns 11 t43 c/be[3:0]#, frame#, trdy#, irdy#, stop#, par, perr#, plock#, devsel# valid delay from pciclk rising 211ns min: 0pf max: 50pf 10 t44 c/be[3:0]#, frame#, trdy#, irdy#, stop#, par, perr#, plock#, idsel, devsel# output enable delay from pciclk rising 2ns 14 table 42. clock timings (sheet 2 of 2) sym parameter min max unit notes figure notes: 1. the usbclk is a 48 mhz that expects a 40/60% duty cycle. the source of this ppm is external to this component. 2. the maximum high time (t18 max) provide a simple guaranteed method for devices to detect bus idle conditions. 3. this specification includes pin-to-pin skew from the clock generator as well as board skew. 4. susclk duty cycle can range from 30% minimum to 70% maximum.
intel ? 82801E c-ich 64 advance information datasheet t45 c/be[3:0]#, frame#, trdy#, irdy#, stop#, perr#, plock#, devsel#, gnt[a:b]# float delay from pciclk rising 228ns 12 t46 c/be[3:0]#, frame#, trdy#, irdy#, stop#, serr#, perr#, devsel#, setup time to pciclk rising 7ns 11 t47 c/be[3:0]#, frame#, trdy#, irdy#, stop#, serr#, perr#, devsel#, req[a:b]# hold time from pclkin rising 0ns 11 t48 pcirst# low pulse width 1 ms 13 t49 gnt[a:b}#, gnt[5, 3:0]# valid delay from pciclk rising 212ns t50 req[a:b]#, req[5, 3:0]# setup timer to pciclk rising 12 ns table 45. ide pio & multiword dma mode timing (sheet 1 of 2) sym parameter min max units notes figure t60 pdior#/pdiow#/sdior#/sdiow# active from clk66 rising 2 20 ns 15, 16 t61 pdior#/pdiow#/sdior#/sdiow# inactive from clk66 rising 2 20 ns 15, 16 t62 pda[2:0]/sda[2:0] valid delay from clk66 rising 2 30 ns 15 t63 pdcs1#/sdcs1#, pdcs3#/sdcs3# active from clk66 rising 230ns 15 t64 pdcs1#/sdcs1#, pdcs3#/sdcs3# inactive from clk66 rising 230ns 15 t65 pddack#/sddack# active from clk66 rising 2 20 ns 16 t66 pddack#/sddack# inactive from clk66 rising 2 20 ns t67 pddreq/sddreq setup time to clk66 rising 7 ns 16 t68 pddreq/sddreq hold from clk66 rising 7 ns 16 t69 pdd[15:0]/sdd[15:0] valid delay from clk66 rising 2 30 ns 15, 16 t70 pdd[15:0]/sdd[15:0] setup time to clk66 rising 10 ns 15, 16 t71 pdd[15:0]/sdd[15:0] hold from clk66 rising 7 ns 15, 16 t72 piordy/siordy setup time to clk66 rising 7 ns 1 15 t73 piordy/siordy hold from clk66 rising 7 ns 1 15 notes: 1. iordy is internally synchronized. this timing is to guarantee recognition on the next clock. 2. piordy sample point from diox# assertion and pdiox# active pulse width is programmable from 2-5 pci clocks when the drive mode is mode 2 or greater. refer to the isp field in the ide timing register 3. piordy sample point from diox# assertion, pdiox# active pulse width and pdiox# inactive pulse width cycle time is the compatible timing when the drive mode is mode 0/1. refer to the tim0/1 field in the ide timing register. 4. pdiox# inactive pulse width is programmable from 1-4 pci clocks when the drive mode is mode 2 or greater. refer to the rct field in the ide timing register. table 44. pci interface timing (sheet 2 of 2) sym parameter min max units notes figure
intel ? 82801E c-ich advance information datasheet 65 t74 piordy/siordy inactive pulse width 48 ns 15 t75 pdior#/pdiow#/sdior#/sdiow# pulse width low 2,3 15, 16 t76 pdior#/pdiow#/sdior#/sdiow# pulse width high 3,4 15, 16 table 46. ultra ata timing (mode 0, mode 1, mode 2) sym parameter (1) mode 0 (ns) mode 1 (ns) mode 2 (ns) figure min max min max min max t80 sustained cycle time (t2cyctyp) 240 160 120 t81 cycle time (tcyc) 112 73 54 18 t82 two cycle time (t2cyc) 230 154 115 18 t83 data setup time (tds) 15 10 7 18 t84 data hold time (tdh) 5 5 5 18 t85 data valid setup time (tdvs) 70 48 30 18 t86 data valid hold time (tdvh) 6 6 6 18 t87 limited interlock time (tli) 0 150 0 150 0 150 20 t88 interlock time w/ minimum (tmli) 20 20 20 20 t89 envelope time (tenv) 20 70 20 70 20 70 17 t90 ready to pause time (trp) 160 125 100 19 t91 dmack setup/hold time (tack) 20 20 20 17, 20 note: 1. the specification symbols in parentheses correspond to the ultra ata specification name. table 45. ide pio & multiword dma mode timing (sheet 2 of 2) sym parameter min max units notes figure notes: 1. iordy is internally synchronized. this timing is to guarantee recognition on the next clock. 2. piordy sample point from diox# assertion and pdiox# active pulse width is programmable from 2-5 pci clocks when the drive mode is mode 2 or greater. refer to the isp field in the ide timing register 3. piordy sample point from diox# assertion, pdiox# active pulse width and pdiox# inactive pulse width cycle time is the compatible timing when the drive mode is mode 0/1. refer to the tim0/1 field in the ide timing register. 4. pdiox# inactive pulse width is programmable from 1-4 pci clocks when the drive mode is mode 2 or greater. refer to the rct field in the ide timing register.
intel ? 82801E c-ich 66 advance information datasheet table 47. ultra ata timing (mode 3, mode 4, mode 5) sym parameter (1) mode 3 (ns) mode 4 (ns) mode 5 (ns) figure min max min max min max t80 sustained cycle time (t2cyctyp) 90 60 40 t81 cycle time (tcyc) (2) 39 25 16.8 18 t82 two cycle time (t2cyc) 86 57 38 18 t83 data setup time (tds) 7 5 4.0 18 t84 data hold time (tdh) 5 5 4.6 18 t85 data valid setup time (tdvs) 20 6 6.0 18 t86 data valid hold time (tdvh) 6 6 6.0 18 t87 limited interlock time (tli) 0 100 0 100 0 75 20 t88 interlock time w/ minimum (tmli) 20 20 20 20 t89 envelope time (tenv) 20 55 20 55 20 50 17 t90 ready to pause time (trp) 100 100 85 19 t91 dmack setup/hold time (tack) 20 20 20 17, 20
intel ? 82801E c-ich advance information datasheet 67 table 48. universal serial bus timing sym parameter min max units notes fig full speed source (note 7) t122 usbpx+, usbpx- driver rise time 4 20 ns 1, c l = 50 pf 21 t123 usbpx+, usbpx- driver fall time 4 20 ns 1, c l = 50 pf 21 t102 source differential driver jitter to next transition for paired transitions -3.5 -4 3.5 4 ns ns 2, 3 22 t103 source se0 interval of eop 160 175 ns 4 23 t104 source jitter for differential transition to se0 transition -2 5 ns 5 t105 receiver data jitter tolerance to next transition for paired transitions -18.5 -9 18.5 9 ns ns 322 t106 eop width: must accept as eop 82 ns 4 23 t107 width of se0 interval during differential transition 14 ns low speed source (note 8) t122 usbpx+, usbpx- driver rise time 75 300 ns ns 1, 6 c l = 50 pf c l = 350 pf 21 t123 usbpx+, usbpx- driver fall time 75 300 ns ns 1,6 c l = 50 pf c l = 350 pf 21 t110 source differential driver jitter to next transition for paired transitions -25 -14 25 14 ns ns 2, 3 22 t111 source se0 interval of eop 1.25 1.50 s 4 23 t112 source jitter for differential transition to se0 transition -40 100 ns 5 t113 receiver data jitter tolerance to next transition for paired transitions -152 -200 152 200 ns ns 322 t114 eop width: must accept as eop 670 ns 4 23 t115 width of se0 interval during differential transition 210 ns 5 notes: 1. driver output resistance under steady state drive is specified at 28 ohms at minimum and 43 ohms at maximum 2. timing difference between the differential data signals 3. measured at crossover point of differential data signals 4. measured at 50% swing point of data signals 5. measured from last crossover point to 50% swing point of data line at leading edge of eop 6. measured from 10% to 90% of the data signal 7. full speed data rate has minimum of 11.97 mbps and maximum of 12.03 mbps 8. low speed data rate has a minimum of 1.48 mbps and a maximum of 1.52 mbps
intel ? 82801E c-ich 68 advance information datasheet table 49. ioapic bus timing sym parameter min max units notes fig t120 apiccd[1:0]# valid delay from apicclk rising 3.0 12.0 ns 10 t121 apiccd[1:0]# setup time to apicclk rising 8.5 ns 11 t122 apiccd[1:0]# hold time from apicclk rising 3.0 ns 11 table 50. smbus timing sym parameter min max units notes fig t130 bus tree time between stop and start condition 4.7 s 24 t131 hold time after (repeated) start condition. after this period, the first clock is generated. 4.0 s 24 t132 repeated start condition setup time 4.7 s 24 t133 stop condition setup time 4.0 s 24 t134 data hold time 300 ns 24 t135 data setup time 250 ns 24 t136 device time out 25 35 ms 1 t137 cumulative clock low extend time (slave device) 25 ms 2 25 t138 cumulative clock low extend time (master device) 10 ms 3 25 notes: 1. a device will time out when any clock low exceeds this value. 2. t137 is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial start to stop. if a slave device exceeds this time, it is expected to release both its clock and data lines and reset itself. 3. t138 is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from start-to-ack, ack-to-ack or ack-to-stop. table 51. siu lpc and serial irq timings sym parameter min max units notes fig t150a siu_lad[3:0]/siu_serirq valid delay from siu_lclk rising 211 ns 10 t151a siu_lad[3:0]/siu_serirq output enable delay from siu_lclk rising 2ns 14 t152a siu_lad[3:0]/siu_serirq float delay from siu_lclk rising 28 ns 12 t153a siu_lad[3:0]/siu_serirq setup time to siu_lclk rising 7ns 11 t154a siu_lad[3:0]/siu_serirq hold time from siu_lclk rising 0ns 11 t155a siu_ldrq# valid delay from siu_lclk rising 2 11 ns 10 t157a siu_lframe# setup time to siu_lclk rising 7 ns 11 t157b siu_lad[3:0] hold time from siu_lclk rising 0 ns 11
intel ? 82801E c-ich advance information datasheet 69 table 52. uart timings sym parameter min max units notes fig t150a siu0_txd, siu1_txd valid delay from uart_clk rising 2 13 ns 10 t150a siu0_dtr#, siu0_rts#, siu1_dtr#, and siu1_rts# valid delay from siu_lclk rising 211ns 10 t153a siu0_rxd, siu0_cts#, siu0_dsr#, siu0_dcd#, siu0_ri# siu1_rxd, siu1_cts#, siu1_dsr#, siu1_dcd#, and siu1_ri# setup time to siu_lclk rising 7ns 11 t154a siu0_rxd, siu0_cts#, siu0_dsr#, siu0_dcd#, siu0_ri#, siu1_rxd, siu1_cts#, siu1_dsr#, siu1_dcd#, and siu1_ri# hold time from siu_lclk rising 0ns 11 t10a siu0_cts#, siu0_dsr#, siu0_dcd#, siu0_ri#, siu1_cts#, siu1_dsr#, siu1_dcd#, and siu1_ri# high time 100 9 t11a siu0_cts#, siu0_dsr#, siu0_dcd#, siu0_ri#, siu1_cts#, siu1_dsr#, siu1_dcd#, and siu1_ri# low time 100 9 table 53. lpc timing sym parameter min max units notes fig t150 lad[3:0] valid delay from pciclk rising 2 11 ns 10 t151 lad[3:0] output enable delay from pciclk rising 2 ns 14 t152 lad[3:0] float delay from pciclk rising 28 ns 12 t153 lad[3:0] setup time to pciclk rising 7 ns 11 t154 lad[3:0] hold time from pciclk rising 0 ns 11 t155 ldrq[1:0]# setup time to pciclk rising 12 ns 11 t156 ldrq[1:0]# hold time from pciclk rising 0 ns 11 t157 lframe# valid delay from pciclk rising 2 12 ns 10 table 54. miscellaneous timings sym parameter min max units notes fig t160 serirq setup time to pciclk rising 7 ns 11 t161 serirq hold time from pciclk rising 0 ns 11 t162 ri#, extsmi#, gpi, usb resume pulse width 2 rtcclk 13 t163 spkr valid delay from osc rising 200 ns 10 t164 serr# active to nmi active 200 ns t165 ignne# inactive from ferr# inactive 230 ns
intel ? 82801E c-ich 70 advance information datasheet 4.5 timing diagrams table 55. power sequencing and reset signal timings sym parameter min max units notes fig t170 vccrtc active to rtcrst# inactive 5 - ms 26 t171 vccrtc supply active to vcc supplies active 0 - ms 3 26 t172 v5ref active to vcc3_3, vcc1_8 active 0 - ms 1, 2 26, 27 t173 vcc supplies active to pwrok, vrmpwrgd active 10 - ms 2 26, 27 t174 ac_rst# active low pulse width 1 s t175 ac_rst# inactive to bit_clk startup delay 162.8 ns notes: 1. the v5ref supply must power up before or simultaneous with its associated 3.3 v supply, and must power down simultaneous with or after the 3.3v supply. see section 3.3.4 for details. 2. the associated 3.3 v and 1.8 v supplies are assumed to power up or down together. the difference between the levels of the 3.3 v and 1.8 v supplies must never be greater than 2.0v. 3. the vcc supplies must never be active while the vccrtc supply is inactive. figure 9. clock timing figure 10. valid delay from rising clock edge 2.0v 0.8v period high time low time fall time rise time clock 1.5v valid delay vt output
intel ? 82801E c-ich advance information datasheet 71 figure 11. setup and hold times figure 12. float delay figure 13. pulse width figure 14. output enable delay clock vt input hold time setup time vt 1.5v input vt output float delay vt pulse width vt clock output output enable delay vt 1.5v
intel ? 82801E c-ich 72 advance information datasheet figure 15. ide pio mode figure 16. ide multiword dma t62,t63 t64 da[2:0], cs1#, cs3# t75 t69 t69 t70 t71 t72 t73 t61 read data clk66 diox# dd[15:0] write dd[15:0] read iordy t60 t76 write data sample point t74 clk66 id d d t67 ddreq[1:0] ddack[1:0] t65 diox# dd[15:0] read dd[15:0] write t60 t61 t75 t76 t70 t71 t69 t69 read data write data write data read data t68
intel ? 82801E c-ich advance information datasheet 73 figure 17. ultra ata mode (drive initiating a burst read) figure 18. ultra ata mode (sustained burst) dmarq (drive) t91 t89 t89 dmack# (host) stop (host) dmardy# (host) strobe (drive) dd[15:0] da[2:0], cs[1:0] strobe @ sender t81 data @ sender t86 t85 t86 t85 t81 t82 t86 strobe @ receiver data @ receiver t84 t83 t84 t83 t84
intel ? 82801E c-ich 74 advance information datasheet figure 19. ultra ata mode (pausing a dma burst) figure 20. ultra ata mode (terminating a dma burst) figure 21. usb rise and fall times t90 strobe data stop (host) dmardy# t88 stop (host) strobe (host) dmardy# (drive) data (host) dmack# (host) t91 t87 dmarq (drive) crc full speed: 4 to 20 ns at c l = 50 pf differential data lines 90% 10% 10% 90% t122 t123 rise time fall time low speed: 75 ns at c l = 50 pf, 300 ns at c l = 350 pf c l c l
intel ? 82801E c-ich advance information datasheet 75 figure 22. usb jitter figure 23. usb eop width figure 24. smbus transaction figure 25. smbus time-out differential data lines consecutive transitions paired transitions crossover points tperiod differential data lines eop width data crossover level tperiod t130 smbclk smbdata t131 t19 t134 t20 t21 t135 t132 t18 t133 start stop t137 clk ack clk ack t138 t138 smbclk smbdata
intel ? 82801E c-ich 76 advance information datasheet figure 26. power sequencing and reset signal timings figure 27. 1.8 v/3.3 v power sequencing figure 28. c0 to c2 to c0 timings vccrtc v5ref vcc3_3, vcc1_8, v_cpu_io rtcrst# pwrok, vrmpwrgd t170 t172 t171 t173 ich2_powerup_reset_dt.vsd t time 1.8 3.3 v v v < 2.0v voltage s2 unlatched latched unlatched cpu i/f signals stpclk# break event ich2 c0 c2 ti i d t204 t205 t206
intel ? 82801E c-ich advance information datasheet 77 5.0 testability 5.1 test mode description the 82801E c-ich supports two types of test modes, a tri-state test mode and an xor chain test mode. driving rtcrst# low for a specific number of pci clocks while pwrok is high activates a particular test mode as described in table 56. note: rtcrst# can be driven low any time after pcirst# is inactive. . figure 29 illustrates the entry into a test mode. a particular test mode is entered upon the rising edge of the rtcrst# after being asserted for a specific number of pci clocks while pwrok is active. to change test modes, the same sequence should be followed again. to restore the 82801E c-ich to normal operation, execute the sequence with rtcrst# being asserted so that no test mode is selected as specified in table 56. table 56. test mode selection number of pci clocks rtcrst# driven low after pwrok active test mode <4 no test mode selected 4 xor chain 1 5 xor chain 2 6 xor chain 3 7 xor chain 4 8 all z 9 - 24 reserved. do not attempt >24 no test mode selected figure 29. test mode entry (xor chain example) rsmrst# pwrok rtcrst# other signal outputs n number of pci clocks test mode entered all output signals tri-stated xor chain output enabled
intel ? 82801E c-ich 78 advance information datasheet 5.2 tri-state mode when in the tri-state mode, all outputs and bidirectional pin are tri-stated, including the xor chain outputs. 5.3 xor chain mode in the 82801E c-ich, provisions for automated test equipment (ate) board level testing are implemented with xor chains. the 82801E c-ich signals are grouped into four independent xor chains which are enabled individually. when an xor chain is enabled, all output and bidirectional buffers within that chain are tri-stated, except for the xor chain output. every signal in the enabled xor chain (except for the xor chains output) functions as an input. all output and bidirectional buffers for pins not in the selected xor chain are tri-stated. figure 30 is a schematic example of xor chain circuitry. table 57 - table 60 list each xor chain pin ordering, with the first value being the first input and the last value being the xor chain output. table 61 lists the signal pins not included in any xor chain. figure 30. example xor chain circuitry input pin 2 vcc input pin 1 input pin 3 input pin 4 input pin 5 input pin 6 xor chain output
intel ? 82801E c-ich advance information datasheet 79 table 57. xor chain #1 (rtcrst# asserted for four pci clocks while pwrok active) pin name ball # notes siu0_rxd e17 top of xor chain 1 siu0_txd d19 second signal in xor siu0_cts# d17 siu0_dsr# d18 siu0_dcd# b20 siu0_ri# a21 siu0_dtr# b19 siu0_rts# e16 siu1_rxd b18 siu1_txd c17 siu1_cts# d16 siu1_dsr# a18 siu1_dcd# c16 siu1_ri# d15 siu1_dtr# b16 siu1_rts# a16 siu_ldrq# c15 siu_lad[3] e14 siu_lframe# b15 siu_lad[0] d14 siu_lad[1] a15 siu_lad[2] c14 siu_serirq a14 siu_reset# d13 lframe# /fwh4 c13 fwh3 /lad3 b13 tp0 a12 fwh0 /lad0 b12 fwh1 /lad1 d12 fwh2 /lad2 e12 thrm# a11 ldrq0# b11 ldrq1# c11 gpio[21] a10 gnta# /gpio16 b10 reqb# /req5# /gpio1 c10 gntb# /gnt5# /gpio17 b9 gnt1# d10 gnt0# a8 reqa# /gpio0 c9 pirqh# a7 pirqg# /gpio4 e11 pirqf# /gpio3 e10 pirqe# /gpio2 c8 pirqd# b7 pirqa# a5 pirqb# d8 pirqc# c7 req0# b5 req1# d7 req2# e9 gnt2# e8 gnt3# a3 ad_26 b4 ad_30 c5 ad_24 d6 ad_28 a2 tp[2] ac2 xor chain #1 output table 57. xor chain #1 (rtcrst# asserted for four pci clocks while pwrok active) pin name ball # notes
intel ? 82801E c-ich 80 advance information datasheet table 58. xor chain #2; chain 2-1 and chain 2-2 (rtcrst# asserted for five pci clocks while pwrok active) pin name ball # notes ad_18 d5 top of xor chain 2 ad_22 b3 second signal in xor ad_16 b2 stop# d4 par c3 frame# b1 ad_20 c2 ad_15 d3 trdy# e4 ad_11 f5 ad_13 c1 ad_4 d2 ad_9 e3 c/be[0]# f4 ad_2 g5 ad_6 f3 ad_3 g4 ad_0 e1 ad_5 h5 ad_10 f2 ad_7 f1 ad_1 h4 ad_12 g2 ad_8 h3 serr# g1 ad_14 h2 perr# j4 c/be[1]# h1 devsel# j3 plock# k5 c/be[2]# j2 irdy# k4 ad_17 k3 ad_19 k2 ad_23 k1 ad_21 l5 c/be[3]# l4 ad_25 l2 ad_27 l1 ad_29 m1 ad_31 m2 req3# m4 gpio[6] m3 gpio[7] n2 out xor chain 2-1 gpio[27] n3 in xor chain 2-2 gpio[28] n4 gpio[8] p1 gpio[12] p2 gpio[13] p3 pcirst# r1 reserved1 p4 gpio[25] r2 smbclk t2 smbdata r4 smbalert# /gpio11 u1 nc[11] u2 nc[12] t4 nc[10] v1 susclk u3 usbp0p u4 usbp0n t5 usbp1p w1 usbp1n v2 nc[9] w2 nc[6] v4 nc[7] w3 nc[8] y2 oc1# w4 vss ab2 reserved2 y4 tp[1] aa5 xor chain #2 output, (chain 2-2) table 58. xor chain #2; chain 2-1 and chain 2-2 (rtcrst# asserted for five pci clocks while pwrok active) pin name ball # notes
intel ? 82801E c-ich advance information datasheet 81 table 59. xor chain #3; chain 3-1 and chain 3-2 (rtcrst# asserted for six pci clocks while pwrok active) pin name ball # notes smlink1 aa4 top of xor chain 3 smlink0 y5 second signal in xor nc w7 gpio[24] ab4 out xor chain 3-1 nc y9 in xor chain 3-2 nc ac7 ferr# aa9 apicd_0 ab9 apcid_1 y10 serirq aa10 spkr ab10 pdd_6 y11 pdd_7 aa11 pdd_8 ab11 pdd_9 ac11 pdd_5 w12 pdd_10 y12 pdd_4 ab12 pdd_11 ac12 pdd_13 ab13 pdd_3 aa13 pdd_12 y13 pdd_1 w13 pdd_2 ac14 pdd_14 ab14 pdd_0 aa14 pddreq ac15 pdiow# y14 pdd_15 ab15 pddack# aa15 pda_2 ac16 irq14 ab16 sdd_6 y15 piordy ac17 pdcs1# w14 pdior# ab17 pda_0 y16 sdd_8 aa17 sdd_9 ab18 pda_1 w15 sdd_7 ac18 sdd_5 w16 sdd_10 y17 sdd_4 aa18 pdcs3# ac19 sdd_11 ab19 sdd_2 ac20 sdd_12 y18 sdd_3 aa19 sdd_13 ab20 sdd_1 ac21 sdd_14 w17 sdd_0 y19 ri# r5 xor chain #3 output, (chain 3-2) table 59. xor chain #3; chain 3-1 and chain 3-2 (rtcrst# asserted for six pci clocks while pwrok active) pin name ball # notes
intel ? 82801E c-ich 82 advance information datasheet table 60. xor chain #4; chain 4-1 and chain 4-2 (rtcrst# asserted for seven pci clocks while pwrok active) pin name ball # notes sdior# w18 sddreq ac22 sdiow# w19 sdd_15 y20 sda_1 aa21 sddack# v19 irq15 ab22 siordy v20 sda_2 w20 sdcs3# y21 sda_0 ab23 sdcs1# u19 vrmpwrgd w21 gpio[18] y22 gpio[19] aa23 gpio[20] t19 gpio[22] u20 gpio[23] t20 a20gate y23 rcin# w23 cpupwrgd v22 init# u21 smi# t21 cpuslp# r19 ignne# v23 nmi u22 intr u23 a20m# t23 stpclk# t22 hl7 p19 hl5 p20 hl6 r23 hl4 n19 h1reqm p22 h1stop n21 see section 5.3.1.1 hl_str# n23 hl_str m22 see section 5.3.1.1 h1reqi m19 hl3 m20 hl2 l23 hl1 l21 hl0 l19 h1par k22 hlcomp k19 out xor chain 4-1 lan1_rxd[1] g23 in xor chain 4-2 lan1_txd[0] h21 lan1_txd[1] g21 lan1_txd[2] e23 lan1_rxd[0] h20 ee1_dout g20 lan1_rxd[2] e22 lan1_rstsync d23 ee1_shclk c23 ee1_din e21 ee1_cs f20 lan0_rxd[1] h19 lan0_rxd[2] b23 lan0_rstsync c22 ee0_dout d21 ee0_shclk e20 ee0_cs f19 ee0_din g19 lan0_rxd[0] c21 lan0_txd[2] d20 lan0_txd[1] a22 lan0_txd[0] c20 oc0# aa1 xor chain #4 output, (chain 4- 2) table 60. xor chain #4; chain 4-1 and chain 4-2 (rtcrst# asserted for seven pci clocks while pwrok active) pin name ball # notes
intel ? 82801E c-ich advance information datasheet 83 table 61. signals not in xor chain pin name ball # notes apicclk ac9 clk14 w11 clk48 ab8 clk66(hclk) j23 pciclk m5 siu_lclk e13 uart_clk a19 lan1_clk b21 lan0_clk f22 intruder# ab5 pwrok w9 rsmrst# y8 rtcx1 y7 rtcx2 aa7 rtcrst# aa6 tp[2] ac2 rsm_pwrok t3 tp[1] aa5 oc0# aa1 ri# r5 table 61. signals not in xor chain pin name ball # notes
intel ? 82801E c-ich 84 advance information datasheet 5.3.1 xor chain testability algorithm example xor chain testing allows motherboard manufacturers to check component connectivity (e.g., opens and shorts to vcc or gnd). an example algorithm to do this is shown in table 62. in this example, vector 1 applies all 0s to the chain inputs. the outputs being non-inverting, will consistently produce a 1 at the xor output on a good board. one short to vcc (or open floating to vcc) will result in a 0 at the chain output, signaling a defect. likewise, applying vector 7 (all 1s) to the chain inputs (given that there are an even number of input signals in the chain), will consistently produce a 1 at the xor chain output on a good board. one short to vss (or open floating to vss) will result in a 0 at the chain output, signaling a defect. it is important to note that the number of inputs pulled to 1 will affect the expected chain output value. if the number of chain inputs pulled to 1 is even, then expect 1 at the output. if the number of chain inputs pulled to 1 is odd, expect 0 at the output. continuing with the example in table 62, as the input pins are driven to 1 across the chain in sequence, the xor output will toggle between 0 and 1. any break in the toggling sequence (e.g., 1011) will identify the location of the short or open. 5.3.1.1 test pattern consideration for xor chain 4 when the 82801E c-ich is operated with the hub interface in normal mode (see functional straps on page 49), the hl_stb and hl_stb# signals must always be driven to complementary logic levels. for example, if a 1 is driven on hl_stb, then a 0 must be driven on hl_stb# and vice versa. this will need to be considered in applying test patterns to this chain. when the 82801E c-ich is operated with the hub interface in enhanced mode there are no restrictions on the values that may be driven onto the hl_stb and hl_stb# signals. table 62. xor test pattern example vector input pin 1 input pin 2 input pin 3 input pin 4 input pin 5 input pin 6 xor output 10000001 21000000 31100001 41110000 51111001 61111100 71111111

▲Up To Search▲

Price & Availability of 82801E

	To Download 82801E Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .